论文信息 - A 9-bit ADC with a Wide-Range Sample-and-Hold Amplifier

A 9-bit ADC with a Wide-Range Sample-and-Hold Amplifier

In this paper, a 9-bit analog-to-digital converter (ADC) is designed for optical disk drive (ODD) servo applications. In the ADC, the circuit technique to increase the operating range of the sample-and-hold amplifier is proposed, which can process the wide-varying input common-mode range. The algorithmic ADC structure is chosen so that the area can be significantly reduced, which is suitable for SoC integration. The ADC is fabricated in a O.18-㎛ CMOS IP5M technology. Measurement results of the ADC show that SNDR is 51.5dB for the sampling rate of 6.5MS/s. The power dissipation is 36.3mW for a single supply voltage of 3.3V.

Jinup Lim | Youngjoo Cho | Joongho Choi

[1] Seung-Hoon Lee,et al. A 10 b 50 MHz 320 mW CMOS A/D converter for video applications , 1999, IEEE Trans. Consumer Electron..

[2] Robert G. Meyer,et al. Relationship between frequency response and settling time of operational amplifiers , 1974 .

[3] R. Castello,et al. A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[4] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .

[5] Paul R. Gray,et al. Design considerations for low-power, high-speed CMOS analog/digital converters , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.