Low-cost LSI development method with PC: proposition of desk top TEG
暂无分享,去创建一个
In this paper, a low-cost highly accurate LSI development method by use of PC is described. This method named Desk Top TEG provides efficient LSI design environments for simulation modules considering process dispersion on a wafer to make more accurate diagnosis. This method was applied to sputter deposition process. The process dispersion depending on the position has been estimated. Keyword: LSI, EDA, Computer Simulation
[1] Koji Nakamae,et al. Verification of Wafer Test Process Simulation in VLSI Manufacturing System and Its Application , 1999 .
[2] C. Pai,et al. Interconnect technology trend for microelectronics , 1999 .
[3] Yoshihito Amemiya,et al. A 20-ps Si bipolar IC using advanced super self-aligned process technology with collector ion implantation , 1989 .