Fault modeling for MOS digital circuits using current limited switch

A fault model for MOS digital circuits is presented. Only two types of faults, and node-short and line-open, are needed to model hard physical failures occurring in MOS integrated circuits. Complicated failures are modeled as multiple-faults consisting of a number of faults of these two types. The model is isomorphic to realistic MOS circuits and can be used in simulating NMOS, CMOS, CVSL, DSLL, and dynamic MOS circuits. Three examples have been discussed and the results compared with outputs of circuit-level simulators.<<ETX>>

[1]  Eugene R. Hnatek,et al.  Problems Encountered in Developing VLSI Test Programs for COT (A Practical Outlook) , 1984, ITC.

[2]  Wolfgang Rosenstiel,et al.  On Fault Modeling for Dynamic MOS Circuits , 1986, DAC 1986.

[3]  Yves Crouzet,et al.  Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability , 1980, IEEE Transactions on Computers.

[4]  Jirí Vlach,et al.  Current-limited switch-level timing simulator for MOS logic networks , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kenneth D. Mandl.  CMOS VLSI Challenges to Test , 1984, ITC.

[6]  J. Hayes.  A unified switching theory with applications to VLSI design , 1982, Proceedings of the IEEE.

[7]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Jacob A. Abraham,et al.  A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Randal E. Bryant,et al.  Performance Evaluation of FMOSSIM, a Concurrent Switch-Level Fault Simulator , 1985, DAC 1985.

[10]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[11]  Sudhakar M. Reddy,et al.  A Gate Level Model for CMOS Combinational Logic Circuits with Application to Fault Detection , 1984, 21st Design Automation Conference Proceedings.

[12]  John P. Hayes.  Fault Modeling for Digital MOS Integrated Circuits , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  John P. Hayes,et al.  An Experimental MOS Fault Simulation Program CSASIM , 1984, 21st Design Automation Conference Proceedings.

[14]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[15]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  P. Kozak,et al.  A Fault Simulator for MOS LSI Circuits , 1982, 19th Design Automation Conference.

[17]  Leendert M. Huisman,et al.  SLS - A Fast Switch Level Simulator for Verification and Fault Coverage Analysis , 1986, DAC 1986.

[18]  Randal E. Bryant,et al.  A Switch-Level Model and Simulator for MOS Digital Systems , 1984, IEEE Transactions on Computers.

[19]  Jacob A. Abraham,et al.  FAUST: An MOS Fault Simulator with Timing Information , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.