Power-scalable multi-mode reconfigurable continuous-time lowpass/quadrature bandpass sigma-delta modulator for zero/low-IF receivers

A multi-mode reconfigurable wideband continuous-time lowpass/quadrature bandpass sigma-delta (CT LP/QBP ΣΔ) modulator employing power scaling technique (PST) for LTE-advanced/industry-specialized zero/low-IF receivers is presented. The proposed modulator consists of a loop filter with active-RC integrator configured as 3rd-order lowpass or 2nd-order complex bandpass architecture and 4-bit internal quantizer operating at 80MHz, 160MHz and 320MHz, respectively. A programmable differential current-steering DAC unit is adopted for high linearity. In LP mode, the excess loop delay is set to half the sampling period of the quantizer and an additional feedback DAC is used to maintain stability, which is not used in QBP mode. The modulator employs flexible high gain and high bandwidth amplifiers with PST to optimize power consumption among various modes. Implemented in 65nm CMOS, the modulator achieves 84.8/85.8/84.5dB SNDR, 94.9/94.1/94.6dB SFDR over 2.5/5/10-MHz signal bands in LP modes and 83.8/ 84.6dB SNDR, 94.3/96dB SFDR across 2.5/5-MHz bandwidth with programmable center frequencies of 2/4-MHz in QBP modes, respectively. Powered by a 1.2-V supply, the modulator consumes 1.8 to 4.2mW, which results in simulated FOMs of 15.5 to 27.8fJ/conversion.

[1]  Yung-Yu Lin,et al.  A quadrature bandpass continuous-time delta-sigma modulator for tri-mode GSM-EDGE/UMTS/DVB-T receivers, with power scaling technique , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[2]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[3]  Yung-Yu Lin,et al.  A 1.2V 2MHz BW 0.084mm2 CT ΔΣ ADC with −97.7dBc THD and 80dB DR using low-latency DEM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Andrea Baschirotto,et al.  Flexible Baseband Analog Circuits for Software-Defined Radio Front-Ends , 2007, IEEE Journal of Solid-State Circuits.

[5]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[6]  F. Henkel,et al.  A 1 MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[8]  Yung-Yu Lin,et al.  Dual-mode Continuous-Time Quadrature Bandpass ΔΣ modulator with Pseudo-random Quadrature mismatch shaping algorithm for Low-IF receiver application , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[9]  A. Vasilopoulos,et al.  A Low-Power Wideband Reconfigurable Integrated Active-RC Filter With 73 dB SFDR , 2006, IEEE Journal of Solid-State Circuits.

[10]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .