A new phase-locked loop (PLL) system

An enhanced phase-locked loop (PLL) system is presented and its properties and performance characteristics are investigated. Advantages of the proposed PLL structure over the conventional PLLs including its capability of direct estimation of amplitude and phase angle of its input signal, within a wide range of parameters, are demonstrated. Main features of the proposed PLL are structural simplicity and performance robustness. Performance of the PLL, based on both analog and digital realization, is also presented.

[1]  Michio Nakano,et al.  Special section on phase-locked loop techniques , 1996, IEEE Trans. Ind. Electron..

[2]  Floyd M. Gardner,et al.  Phaselock techniques , 1984, IEEE Transactions on Systems, Man, and Cybernetics.

[3]  P. Holmes,et al.  Nonlinear Oscillations, Dynamical Systems, and Bifurcations of Vector Fields , 1983, Applied Mathematical Sciences.

[4]  Guan-Chyun Hsieh,et al.  Phase-locked loop techniques. A survey , 1996, IEEE Trans. Ind. Electron..

[5]  B. Razavi Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[6]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.