Defect oriented fault analysis for SRAM

Fault analysis is an important step in establishing detailed fault models or subsequent diagnostics and debugging of a semiconductor memory product. We have performed defect injection in the memory cell array of an industrial SRAM circuit and analyzed the faulty behavior with respect to each defect injected. We found that although some of the defects can be mapped to existing fault models, there are many defects that result in unmodeled faults. Moreover, a defect may exhibit a different faulty behavior at a different location in the cell array. The voltage and temperature parameters can also change the faulty behavior. The simulation results show that almost all open and short defects lead to stuck-at faults, transition faults, and data retention faults.

[1]  Jonathon E. Colburn,et al.  Optimizing memory tests by analyzing defect coverage , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[2]  Zaid Al-Ars,et al.  Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[3]  Cheng-Wen Wu,et al.  Fault simulation and test algorithm generation for random accessmemories , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Kamran Zarrineh,et al.  Defect analysis and a new fault model for multi-port SRAMs , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[6]  Elizabeth M. Rudnick,et al.  Diagnostic testing of embedded memories using BIST , 2000, DATE '00.

[7]  Cheng-Wen Wu,et al.  Error catch and analysis for semiconductor memories using March tests , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Ad J. van de Goor,et al.  Approximating infinite dynamic behavior for DRAM cell defects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[9]  Harold Pilo,et al.  Bitline contacts in high density SRAMs: design for testability and stressability , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  T. Bergfeld,et al.  Diagnostic testing of embedded memories using BIST , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[11]  Cheng-Wen Wu,et al.  Simulation-based test algorithm generation for random access memories , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  Kamran Zarrineh,et al.  Defect analysis and realistic fault model extensions for static random access memories , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[13]  Alvin Jee.  Defect-oriented analysis of memory BIST tests , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[14]  Bartomeu Alorda,et al.  Defect oriented fault diagnosis for semiconductor memories using charge analysis: theory and experiments , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[15]  Said Hamdioui,et al.  An experimental analysis of spot defects in SRAMs: realistic fault models and tests , 2000, Proceedings of the Ninth Asian Test Symposium.