A 32-bit 16-program-cycle nonvolatile memory for analog circuit calibration in a standard 0.18µm CMOS

We propose a 32-bit 16-program-cycle nonvolatile memory fabricated in a standard 0.18µm CMOS technology based on a channel hot-electron trapping at the transistor gate sidewall. Its target application is calibration of RF/analog circuits for multiband/multimode communication systems, that demands in-field multiple-time programmability and data select-ability. The issue of the one-time programmability in the proposed memory cell is overcome by the addressing memory cell array, and the promised reliability is observed through the optimization of program and restore operations. The developed nonvolatile memory is applied to a dual-band PLL synthesizer with an area overhead of 8.5%.

[1]  Shoichi Masui,et al.  Design and Optimization of Program and Restore Operations in CMOS-Compatible Nonvolatile Latch , 2011 .

[2]  Qiang Li,et al.  A Quad-Band GSM/GPRS/EDGE SoC in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[3]  L. Serrano,et al.  A quad-band GSM/GPRS/EDGE SoC in 65nm CMOS , 2010, 2010 Symposium on VLSI Circuits.

[4]  Shoichi Masui,et al.  Design and applications of ferroelectric nonvolatile SRAM and flip-flop with unlimited read/program cycles and stable recall , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[5]  Khurram Muhammad,et al.  A 24mm2 Quad-Band Single-Chip GSM Radio with Transmitter Calibration in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.