A Novel Approach for VHDL Implementation of Universal Line Encoder for Communication

This paper describes the implementation of various line coding schemes using VHDL on a single chip and enables the user to select one of them for the purpose of security, area optimization and can support communication in varying channel environment. The choice of line code depends upon presence or absence of DC level, power spectral density, bandwidth, BER performance, ease of clock signal recovery and presence or absence of inherent error detection property. The line encoding schemes used are Unipolar RZ and NRZ, Polar RZ and NRZ, AMI and Manchestor codings. Select pin impinged on the chip enables the users to select any one of the line encoding technique according to their requirement. The waveforms of Universal Line Encoder are presented using Modelsim 6.4.

[1]  M. S. Sulaiman,et al.  Pipeline floating point ALU design using VHDL , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[2]  M. S. Sulaiman,et al.  A single clock cycle MIPS RISC processor design using VHDL , 2002, ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575).

[3]  C.P. Brothers,et al.  Rapid and accurate timing simulation of radiation-hardened digital microelectronics using VHDL , 1994, Proceedings of National Aerospace and Electronics Conference (NAECON'94).

[4]  Madhulika Jain,et al.  Data Communication And Networking , 2003 .

[5]  Jayaram Bhasker,et al.  A VHDL primer , 1995 .

[6]  Theodore S. Rappaport,et al.  Wireless communications - principles and practice , 1996 .

[7]  Akhmad Unggul Priantoro,et al.  FPGA implementation of light rail transit fare card controller using VHDL , 2009 .

[8]  Valentina Salapura,et al.  Implementing fuzzy control systems using VHDL and statecharts , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[9]  C. K. Chuang,et al.  Analogue behavioural modelling and simulation using VHDL and Saber-MAST , 1994 .

[10]  P. Sankar.  Implementation of DSR algorithm using VHDL in wireless ad-hoc network , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..