On the Accuracy of Digital Phase Sensitive Detectors Implemented in FPGA Technology

This paper investigates the possible causes of inaccuracy in a phase measurement system implemented using a digital lock-in amplifier architecture and built using FPGA technology. All contributions to the overall inaccuracy of the measurement are discussed and calculated or, when exact calculations cannot be made, their impact is carefully estimated. The theoretically derived worst case inaccuracies are compared with practical measurement results. This paper concludes that when phase measurement systems are used with signals with a low signal-to-noise ratio (SNR), the low-pass filter in the lock-in amplifier plays a critical role in the overall accuracy of the system whereas for applications with a high SNR the analog to digital converter is the major contributor to the overall measurement inaccuracy.

[1]  Jean-Jacques Vandenbussche,et al.  On the coefficient quantization of Multiplicative FIR filters , 2013, Digit. Signal Process..

[2]  Pham Quoc Trieu,et al.  Implementation of the digital phase-sensitive system for low signal measurement , 2008 .

[3]  Steven J Lascos,et al.  Multichannel digital phase sensitive detection using a field programmable gate array development platform. , 2008, The Review of scientific instruments.

[4]  Zheng Xu,et al.  A digital phase-sensitive detector for electrical impedance tomography , 2008, 2008 World Automation Congress.

[5]  Paul M. Chau,et al.  A technique for realizing linear phase IIR filters , 1991, IEEE Trans. Signal Process..

[6]  Pablo Roberto Pérez-Alcázar,et al.  Relationship between sampling rate and quantization noise , 2002, 2002 14th International Conference on Digital Signal Processing Proceedings. DSP 2002 (Cat. No.02TH8628).

[7]  Jean-Jacques Vandenbussche,et al.  Linear phase approximation of real and complex pole IIR filters using MFIR structures , 2012 .

[8]  Jean-Jacques Vandenbussche,et al.  Analysis of Time and Frequency Domain Performance of MFIR Filters , 2008, ESA.

[9]  Angelo Geraci,et al.  Digital field programmable gate array-based lock-in amplifier for high-performance photon counting applications , 2005 .

[10]  Joan Peuteman,et al.  An FPGA based Digital Lock-In Amplifier Implemented using MFIR Resonators , 2012 .

[11]  Syed Abdul Sattar,et al.  On Fixed Point error analysis of FFT algorithm , 2011 .

[12]  Adly T. Fam.  MFIR filters: Properties and applications , 1981 .

[13]  Bernard Widrow,et al.  Quantization Noise: Spectrum of Quantization Noise and Conditions of Whiteness , 2008 .

[14]  Joseph M. Lasker,et al.  Digital Lock-In Detection for Discriminating Multiple Modulation Frequencies With High Accuracy and Computational Efficiency , 2008, IEEE Transactions on Instrumentation and Measurement.

[15]  T. Claasen,et al.  Model for the power spectral density of quantization noise , 1981 .

[16]  W.D. Walker,et al.  Sub-microdegree phase measurement technique using lock-in amplifiers , 2008, 2008 IEEE International Frequency Control Symposium.