论文信息 - Requirement-based design methods for adaptive communications links

Requirement-based design methods for adaptive communications links

High-speed communications link cores must consume low-power, feature, low bit-error-rates (BER), and address many applications. We pFsent a methodology to design adaptive link architectures, whereby the link's intemal logic complexity, frequency, and supply are simultaneously adapted to application requirements. The requirement space is mapped to the design space using requirements measurement circuits and configurable logic blocks. CMOS results indicatk that power savings of 60% versus the worst case arc Dossible. while the area overhead is keot under 5%.

[1] Gu-Yeon Wei,et al. A fully digital, energy-efficient, adaptive power-supply regulator , 1999 .

[2] W.J. Dally,et al. An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[3] Behzad Razavi. A 0.5m CMOS 4.0Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling , 2003 .

[4] Tetsuo Endoh,et al. An on-chip 96.5% current efficiency CMOS linear regulator using a flexible control technique of output current , 2001 .

[5] Chih-Kong Ken Yang,et al. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling , 1998 .

[6] Mani B. Srivastava,et al. A survey of techniques for energy efficient on-chip communication , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7] K. R. Lakshmikumar,et al. High-speed serial transceivers for data communication systems , 2001, IEEE Commun. Mag..

[8] Wajih Dalal,et al. Measuring jitter of high speed data channels using undersampling techniques , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).