Run-time reconfigurable 2D discrete wavelet transform using JBits

With the growth in high performance multimedia applications, specialized hardware for certain tasks is desirable. While ASICs provide a solution addressing performance, they are unable to provide an optimal solution for a given problem instance. FPGAs can be used with run-time reconfiguration to dynamically customize a circuit. Optimizations leading to faster circuits and reduced logic can result. The paper discusses the implementation of a run-time parameterizable 2D Discrete Wavelet Transform core using the JBits tool suite. The motivation for such a core is discussed, as well the benefits afforded by dynamic circuit specialization.

[1]  Mark de Wit,et al.  A dynamic reconfiguration run-time system , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[2]  Steven A. Guccione,et al.  Run-time parameterizable cores , 1999, FPGA '99.

[3]  Peter Athanas,et al.  Java Debug Hardware Models using JBits , 2001 .

[4]  Ingrid Daubechies,et al.  The wavelet transform, time-frequency localization and signal analysis , 1990, IEEE Trans. Inf. Theory.

[5]  Steven A. Guccione,et al.  BoardScope : A debug tool for reconfigurable systems , 1998 .

[6]  Wayne Luk,et al.  Compilation tools for run-time reconfigurable designs , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[7]  Stéphane Mallat,et al.  Multifrequency channel decompositions of images and wavelet models , 1989, IEEE Trans. Acoust. Speech Signal Process..

[8]  C. Chakrabarti,et al.  Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Florent de Dinechin,et al.  Constant Multipliers for FPGAs , 2000, PDPTA.

[10]  Scott McMillan,et al.  Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[11]  Steven A. Guccione,et al.  Design advantages of run-time reconfiguration , 1999, Optics East.

[12]  Eric Keller.  JRoute: A Run-Time Routing API for FPGA Hardware , 2000, IPDPS Workshops.

[13]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[14]  Cameron D. Patterson.  High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm) , 2000 .

[15]  Chaitali Chakrabarti,et al.  Architectures for wavelet transforms: A survey , 1996, J. VLSI Signal Process..

[16]  Stephen M. Scalera,et al.  The design and implementation of a context switching FPGA , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[17]  V. Rao Vemuri,et al.  Adaptive wavelet coding of multimedia images , 1999, MULTIMEDIA '99.

[18]  D. Crookes,et al.  Design and Implementation of a Generic 2-D Biorthogonal Discrete Wavelet Transform on an FPGA , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[19]  Steven A. Guccione,et al.  XBI: a Java-based interface to FPGA hardware , 1998, Other Conferences.

[20]  Roger F. Woods,et al.  Multiplexer Based Reconfiguration for Virtex Multipliers , 2000, FPL.

[21]  Steven A. Guccione,et al.  VirtexDS: a Virtex device simulator , 2000, SPIE Optics East.

[22]  Herman Schmit.  Incremental reconfiguration for pipelined applications , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).