论文信息 - Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264

Parallel 4/spl times/4 2D transform and inverse transform architecture for MPEG-4 AVC/H.264

Transform coding has been widely used in video coding standards. In this paper, a hardware architecture for accelerating transform coding operations in MPEG-4 AVC/H.264 is presented. This architecture calculates 4 inputs in parallel by fast algorithms described previously. The transpose operations are implemented by a register array with directional transfers. This architecture has been mapped into a 4 /spl times/ 4 multiple transforms unit and synthesized in TSMC 0.35um technology. The multiple transform processor can process 320M pixels/sec at 80Mhz for all 4 /spl times/ 4 transforms used in MPEG-4 AVC/ H.264.

Hung-Chi Fang | Liang-Gee Chen | Yu-Wen Huang | Tu-Chih Wang

[1] Henrique S. Malvar. Low - Complexity length - 4 transform and quantization with 16 - Bit arithmetic , 2001 .

[2] Henrique S. Malvar,et al. Low-complexity transform and quantization with 16-bit arithmetic for H.26L , 2002, Proceedings. International Conference on Image Processing.

[3] P. Yip,et al. Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[4] Alan N. Willson,et al. A 100 MHz 2-D 8×8 DCT/IDCT processor for HDTV applications , 1995, IEEE Trans. Circuits Syst. Video Technol..