Automatic generation of saturation constraints and performance expressions for geometric programming based analog circuit sizing

This paper presents a new approach for generating saturation constraints and DC performance expressions for analog integrated circuits. It also proposes a generalized method to develop AC performance expressions of the same in posynomial form. The developed posynomial expressions can be used for well established geometric programming (GP) based sizing optimization. The equation generation method takes very less time and does not require any manual intervention. The proposed method for AC performance expression generation is built on two levels of abstraction of a circuit. At the higher level, referred as macromodel, circuit performance metrics are modeled as function of device parameters such as transconductance (gm), drain conductance (gd), small-signal parasitic capacitances and overdrive voltage (Vov). Whereas, at lower level of the abstraction the device parameters are monomial functions of device sizes and their biases. The two-level abstraction helps to develop technology independent performance model of a circuit. Whereas, the technology dependency is captured through device models. The proposed methods are applied to two well-known CMOS op-amp topologies namely, two-stage and folded-cascode to generate saturation constraints, DC and AC performance expressions. With the developed constraints, both the circuits are designed through GP based circuit optimization in a 0.18 μm UMC technology. Performances of both are verified at their final design points.

[1]  Rob A. Rutenbar,et al.  Anaconda: simulation-based synthesis of analog circuits viastochastic pattern search , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Charles L. Lawson,et al.  Solving least squares problems , 1976, Classics in applied mathematics.

[3]  Georges G. E. Gielen,et al.  Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Edoardo Charbon,et al.  A Top-down, Constraint-Driven Design Methodology for Analog Integrated Circuits , 1993 .

[5]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  C. Lawson,et al.  Solving least squares problems , 1976, Classics in applied mathematics.

[7]  Ángel Rodríguez-Vázquez,et al.  Symbolic analysis of large analog integrated circuits by approximation during expression generation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  Derek J. Pike,et al.  Empirical Model‐building and Response Surfaces. , 1988 .

[9]  Chih-Kong Ken Yang,et al.  Techniques for improving the accuracy of geometric-programming based analog circuit design optimization , 2004, ICCAD 2004.

[10]  Una-May O'Reilly,et al.  Simulation-based reusable posynomial models for MOS transistor parameters , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[11]  Pradip Mandal,et al.  An Improvised MOS Transistor Model Suitable for Geometric Program Based Analog Circuit Sizing in Sub-micron Technology , 2010, 2010 23rd International Conference on VLSI Design.

[12]  Stephen P. Boyd,et al.  A tutorial on geometric programming , 2007, Optimization and Engineering.

[13]  Georges G. E. Gielen,et al.  Generalized posynomial performance modeling , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[14]  Georges G. E. Gielen,et al.  Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[15]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Georges Gielen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989 .