A New High-Level Synthesis Methodology of Cascaded Continuous-Time$SigmaDelta$Modulators

This brief presents an efficient method for synthesizing cascaded sigma-delta modulators implemented with continuous-time circuits. It is based on the direct synthesis of the whole cascaded architecture in the continuous-time domain instead of using a discrete-to-continuous time transformation as has been done in previous approaches. In addition to placing the zeroes of the loop filter in an optimum way, the proposed methodology leads to more efficient architectures in terms of circuitry complexity, power consumption and robustness with respect to circuit errors

[1]  Hassan Aboushady,et al.  Systematic approach for discrete-time to continuous-time transformation of /spl Sigma//spl Delta/ modulators , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  Maurits Ortmanns,et al.  On the synthesis of cascaded continuous-time Sigma-Delta modulators. , 2001 .

[3]  Francisco V. Fernández,et al.  High-Level Synthesis of Switched-Capacitor , Switched-Current and Continuous-Time Modulators Using SIMULINK-Based Time-Domain Behavioral Models , 2005 .

[4]  Lucien Breems,et al.  Continuous-Time Sigma-Delta Modulation for IF A/D Conversion in Radio Receivers , 2001 .

[5]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[6]  Richard Schreier,et al.  An empirical study of high-order single-bit delta-sigma modulators , 1993 .

[7]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[8]  Michel Steyaert,et al.  Optimal parameters for /spl Delta//spl Sigma/ modulator topologies , 1998 .

[9]  O. Oliaei,et al.  Design of continuous-time sigma-delta modulators with arbitrary feedback waveform , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[10]  Ángel Rodríguez-Vázquez,et al.  High-level synthesis of switched-capacitor, switched-current and continuous-time /spl Sigma//spl Delta/ modulators using SIMULINK-based time-domain behavioral models , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Chi-Hung Lin,et al.  Synthesis and analysis of high-order cascaded continuous-time /spl Sigma//spl Delta/ modulators , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[12]  Omid Shoaei,et al.  Continuous-Time Delta-Sigma A/D Converters for High Speed Applications , 1995 .

[13]  Ángel Rodríguez-Vázquez,et al.  Analysis of clock jitter error in multibit continuous-time /spl Sigma//spl Delta/ modulators with NRZ feedback waveform , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  E. Sánchez-Sinencio,et al.  A Continuous-Time Modulator With 88-dB Dynamic Range and 1 . 1-MHz Signal Bandwidth , 2001 .

[15]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[16]  M. Moyal,et al.  A 700/900mW/channel CMOS dual analog front-end IC for VDSL with integrated 11.5/14.5dBm line drivers , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[17]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[18]  Fernando Medeiro,et al.  CMOS telecom data converters , 2003 .

[19]  Willy Sansen,et al.  A high-frequency and high-resolution fourth-order /spl Sigma//spl Delta/ A/D converter in BiCMOS technology , 1994 .