Multi-die Integration Using Advanced Packaging Technologies

This paper presents a review of 2-D and 3-D multi-die integration technologies and focuses on on-package multi-die co-integration to create new types of system platforms. These dice may or may not be implemented in the same technology process. The paper first presents the challenges of process scaling and coexistence of logic, IO, and RF, and discusses new system/platform requirements from emerging applications. Following the motivation, a review of multi-die integration technologies with a focus on-package 2-D and 3-D multi-die integration and process enhancements for its support is provided. Finally, we present three new multi-die platforms which embody recent innovations in system platform integration to create new FPGA and CPU architectures which can be used to efficiently implement AI, HPC, and machine learning algorithms.

[1]  M. Armstrong,et al.  Implementation of High Power RF Devices with Hybrid Workfunction and OxideThickness in 22nm Low-Power FinFET Technology , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[2]  T. Ghani,et al.  MRAM as Embedded Non-Volatile Memory Solution for 22FFL FinFET Technology , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[3]  K. Oi,et al.  Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[4]  Islam A. Salama,et al.  Embedded Multi‐die Interconnect Bridge (EMIB) , 2019 .

[5]  R. Mahajan,et al.  Embedded Multi-die Interconnect Bridge (EMIB) -- A High Density, High Bandwidth Packaging Interconnect , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[6]  Ali Keshavarzi,et al.  Edge Intelligence—On the Challenging Road to a Trillion Smart Connected IoT Devices , 2019, IEEE Design & Test.

[7]  Ron Ho,et al.  3.3 A 14nm 1GHz FPGA with 2.5D transceiver integration , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[8]  Wei Chen,et al.  SkyLake-SP: A 14nm 28-Core xeon® processor , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[9]  P. Bai,et al.  Non-Volatile RRAM Embedded into 22FFL FinFET Technology , 2019, 2019 Symposium on VLSI Technology.

[10]  D. Pantuso,et al.  Foveros: 3D Integration and the use of Face-to-Face Chip Stacking for Logic Devices , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[11]  Douglas C. H. Yu,et al.  Advanced heterogeneous integration technology trend for cloud and edge , 2017, 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM).

[12]  K. Phoa,et al.  Intel 22nm FinFET (22FFL) Process Technology for RF and mm Wave Applications and Circuit Design Optimization for FinFET Technology , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[13]  S. Mudanai,et al.  22FFL: A high performance and ultra low power FinFET technology for mobile and RF applications , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[14]  Robert Chau,et al.  Process and Packaging Innovations for Moore’s Law Continuation and Beyond , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[15]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[16]  Suhwan Kim,et al.  A cm-scale self-powered intelligent and secure IoT edge mote featuring an ultra-low-power SoC in 14nm tri-gate CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).