Design of a dynamic memory access scheduler

Computer systems are becoming increasingly limited by memory performance. A dynamic SDRAM access scheduler (DSAS) according to modern SDRAM technology and memory access scheduling algorithms is proposed in this paper. Based on SDR-SDRAM technology and new version AMBA AXI bus, DSAS dynamically schedules the accesses to SDRAM and reduces precharge time. A modularized configurable automatic verification platform is established to verify basic functions of DSAS. We analyze the results and conclude that the memory controller using DSAS is capable of predicting future operations, thus greatly hide the precharge time, which takes much time in SDRAM operations; AXI bus throughput rate has improved by 19%~52% during frequent SDRAM accesses.

[1]  Erik Brunvand,et al.  Impulse: building a smarter memory controller , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[2]  Chein-Wei Jen,et al.  An efficient quality-aware memory controller for multimedia platform SoC , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  William J. Dally,et al.  Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[4]  Jarkko Niittylahti,et al.  A comparison of precharge policies with modern DRAM architectures , 2002, 9th International Conference on Electronics, Circuits and Systems.

[5]  Tetsuro Takizawa,et al.  An efficient memory arbitration algorithm for a single chip MPEG2 AV decoder , 2001, IEEE Trans. Consumer Electron..