DRAMScale: Mechanisms to Increase DRAM Capacity
暂无分享,去创建一个
Hongzhong Zheng | Manu Awasthi | Krishna T. Malladi | Uksong Kang | Hongzhong Zheng | Uksong Kang | M. Awasthi
[1] Tao Zhang,et al. Half-DRAM: A high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).
[2] Manu Awasthi. Rethinking Design Metrics for Datacenter DRAM , 2015, MEMSYS.
[3] Mrinmoy Ghosh,et al. System-Level Characterization of Datacenter Applications , 2015, ICPE.
[4] Scott Shenker,et al. Spark: Cluster Computing with Working Sets , 2010, HotCloud.
[5] Mark Horowitz,et al. Rethinking DRAM Power Modes for Energy Proportionality , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[6] Kinam Kim,et al. 1.1 Silicon technologies and solutions for the data-driven world , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.
[7] Onur Mutlu,et al. A case for exploiting subarray-level parallelism (SALP) in DRAM , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[8] O Seongil,et al. Reducing memory access latency with asymmetric DRAM bank organizations , 2013, ISCA.