FPGA Based Efficient Median Filter Implementation Using Xilinx System Generator

Digital Images are an important medium to convey visual information. However, digital images are often corrupted by noise. In this paper, an efficient implementation scheme for median filter is proposed, which is used to remove impulse noise from images. So, the resultant image of the filter is the image with reduced impulse noise. Impulse noise reduction is done using the application of the median filter to the corrupted image by sorting the pixels using a 3x3 window and selecting the median of the window.