On Feasibility of HOYߞA Wireless Test Methodology for VLSI Chips and Wafers

As we enter the deep submicron age, it is getting harder for traditional test equipments to catch up with the increasing speed, pin count, and parameter accuracy of new products. The rapid growth of test cost for semiconductor chips and wafers thus has become a wide concern. To solve this issue, we propose HOY - a novel wireless test system. HOY is under development, but preliminary feasibility study has been done. In this paper we present some economics models and simulation results, which show that HOY will be much more cost-effective than traditional testers

[1]  J. Rivoir,et al.  Parallel test reduces cost of test more effectively than just a cheap tester , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).

[2]  Jitendra Khare,et al.  Cost trade-offs in system on chip designs , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[3]  Shi-Yu Huang,et al.  The HOY Tester-Can IC Testing Go Wireless? , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[4]  Cheng-Wen Wu,et al.  Cost and benefit models for logic and memory BIST , 2000, DATE '00.

[5]  Cheng-Wen Wu,et al.  Error catch and analysis for semiconductor memories using March tests , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).