Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier

Floating point multiplication is a crucial and useful arithmetic operation for many scientific and signal processing applications. High precision requirements of many applications lead to the incorporation of quadruple precision (QP) arithmetics. The logic complexity and performance overhead of quadruple precision arithmetic are quite large. This paper has focused on one of the quadruple precision arithmetic operations, multiplication. We present an efficient implementation of QP multiplication operation on a reconfigurable FPGA platform. The presented design uses much less hardware resource in terms of DSP48 blocks, and slices with a higher performance. Promising results are obtained by comparing the proposed designs with the best reported QP floating point multiplier in the literature. We have achieved more than 50% improvements in the amount of DSP48 block at a slight cost of additional slices, on a Virtex-4 FPGA.

[1]  Reinhard Männer,et al.  Using floating-point arithmetic on FPGAs to accelerate scientific N-Body simulations , 2002, Proceedings. 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[2]  Ahmet Akkas.  Dual-mode floating-point adder architectures , 2008, J. Syst. Archit..

[3]  K. Perez.  Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment , 2014 .

[4]  Viktor K. Prasanna,et al.  Analysis of high-performance floating-point arithmetic on FPGAs , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[5]  K. Clint Slatton,et al.  Reconfigurable computing with multiscale data fusion for remote sensing , 2006, FPGA '06.

[6]  James Demmel,et al.  IEEE Standard for Floating-Point Arithmetic , 2008 .

[7]  Alan D. George,et al.  Novo-G: At the Forefront of Scalable Reconfigurable Supercomputing , 2011, Computing in Science & Engineering.

[8]  John D. Davis,et al.  BLAS Comparison on FPGA, CPU and GPU , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[9]  Nitin Chandrachoodan,et al.  FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture , 2012, IEEE Transactions on Computers.

[10]  Wayne Luk,et al.  Design Exploration of Quadrature Methods in Option Pricing , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Nader Bagherzadeh,et al.  A Reconfigurable Architecture for Wireless Communication Systems , 2006, Third International Conference on Information Technology: New Generations (ITNG'06).

[12]  Robert L. Smith,et al.  An American National Standard- IEEE Standard for Binary Floating-Point Arithmetic , 1985 .

[13]  Karl S. Hemmert,et al.  Open Source High Performance Floating-Point Modules , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[14]  Florent de Dinechin,et al.  Multipliers for floating-point double precision and beyond on FPGAs , 2011, CARN.

[15]  Ahmet Akkas.  Dual-Mode Quadruple Precision Floating-Point Adder , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[16]  Michael J. Schulte,et al.  Dual-mode floating-point multiplier architectures with parallel operations , 2006, J. Syst. Archit..

[17]  A. Akkas,et al.  A Dual-Mode Quadruple Precision Floating-Point Divider , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[18]  Ansi Ieee,et al.  IEEE Standard for Binary Floating Point Arithmetic , 1985 .

[19]  Karl S. Hemmert,et al.  Fast, Efficient Floating-Point Adders and Multipliers for FPGAs , 2010, TRETS.

[20]  Florent de Dinechin,et al.  High precision numerical accuracy in physics research , 2006 .

[21]  Karl S. Hemmert,et al.  Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[22]  Ali Akoglu,et al.  A Highly Parallel FPGA based IEEE-754 Compliant Double-Precision Binary Floating-Point Multiplication Algorithm , 2007, 2007 International Conference on Field-Programmable Technology.

[23]  Mohammed Benaissa,et al.  Fast Elliptic Curve Cryptography on FPGA , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Michael J. Schulte,et al.  Memory latency consideration for load sharing on heterogeneous network of workstations , 2006 .

[25]  Michael J. Schulte,et al.  A quadruple precision and dual double precision floating-point multiplier , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..