Energy efficient scheduling of real-time tasks on multi-core processors with voltage islands

This paper studies energy efficient scheduling of periodic real-time tasks on multi-core processors with voltage islands, in which cores are partitioned into multiple blocks (termed voltage islands) and each block has its own power source to supply voltage. Cores in the same block always operate at the same voltage level, but can be adjusted by using Dynamic Voltage and Frequency Scaling (DVFS). We propose a Voltage Island Largest Capacity First (VILCF) algorithm for energy efficient scheduling of periodic real-time tasks on multi-core processors. It achieves better energy efficiency by fully utilizing the remaining capacity of an island before turning on more islands or increasing the voltage level of the current active islands. We provide detailed theoretical analysis of the approximation ratio of the proposed VILCF algorithm in terms of energy efficiency. In addition, our experimental results show that VILCF significantly outperforms the existing algorithms when there are multiple cores in a voltage island. A Voltage Island Largest Capacity First (VILCF) algorithm is proposed.VILCF fully utilizes the capacity of voltage islands to achieve energy efficiency.The energy consumption is optimal when the workloads of all cores are balanced.The approximation ratio is bounded by a value depending on the number of islands.

[1]  Mahmut T. Kandemir,et al.  Compiler-Directed Energy Reduction Using Dynamic Voltage Scaling and Voltage Islands for Embedded Systems , 2013, IEEE Transactions on Computers.

[2]  Massoud Pedram,et al.  Dynamic voltage and frequency scaling for energy-efficient system design , 2005 .

[3]  Qi Yang,et al.  Energy-aware partitioning for multiprocessor real-time systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[4]  Hung-Yi Liu,et al.  Voltage Island Aware Floorplanning for Power and Timing Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[5]  Xue Liu,et al.  PowerSleep: A Smart Power-Saving Scheme With Sleep for Servers Under Response Time Constraint , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[6]  Dakai Zhu,et al.  Energy Efficient Block-Partitioned Multicore Processors for Parallel Applications , 2011, Journal of Computer Science and Technology.

[7]  Jian-Jia Chen,et al.  Energy efficiency analysis for the Single Frequency Approximation (SFA) scheme , 2013, 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications.

[8]  Tei-Wei Kuo,et al.  Multiprocessor energy-efficient scheduling with task migration considerations , 2004, Proceedings. 16th Euromicro Conference on Real-Time Systems, 2004. ECRTS 2004..

[9]  Hakan Aydin,et al.  Energy-aware task allocation for rate monotonic scheduling , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[10]  Tei-Wei Kuo,et al.  Leakage-Aware Energy-Efficient Scheduling of Real-Time Tasks in Multiprocessor Systems , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).

[11]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[12]  Xue Liu,et al.  Power-Saving Design for Server Farms with Response Time Percentile Guarantees , 2012, 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium.

[13]  Stephen P. Crago,et al.  Dynamic power management of multiprocessor systems , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[14]  John M. Cohn,et al.  Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.

[15]  Kang G. Shin,et al.  Real-time dynamic voltage scaling for low-power embedded operating systems , 2001, SOSP.

[16]  F. Frances Yao,et al.  A scheduling model for reduced CPU energy , 1995, Proceedings of IEEE 36th Annual Foundations of Computer Science.

[17]  Rami G. Melhem,et al.  Energy aware scheduling for distributed real-time systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[18]  Josep Torrellas,et al.  Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors , 2008, 2008 International Symposium on Computer Architecture.

[19]  G ShinKang,et al.  Real-time dynamic voltage scaling for low-power embedded operating systems , 2001 .

[20]  Rami G. Melhem,et al.  Dynamic and aggressive scheduling techniques for power-aware real-time systems , 2001, Proceedings 22nd IEEE Real-Time Systems Symposium (RTSS 2001) (Cat. No.01PR1420).

[21]  Radu Marculescu,et al.  Architecting voltage islands in core-based system-on-a-chip designs , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).