Perspective of flash memory realized on vertical Si nanowires

Abstract In this review article, the scaling challenges of planar non-volatile memory, especially the flash-types including both floating gate-based and charge-trap-based devices are firstly discussed. The promising prospects brought by 3-Dimensional (3-D) nano-wire-based cells have been presented along with various device demonstrations and discussions on vertical nano-wire platform. The memory devices with highly scaled single-crystal Si nanowire (SiNW) channel and a gate-all-around (GAA) structure achieve superior program/erase (P/E) speed, cycling and high-temperature retention characteristics as compared to the planar one and are considered as promising candidate for future ultra-high non-volatile flash memory application.

[1]  Junctionless Vertical-Si-Nanowire-Channel-Based SONOS Memory With 2-Bit Storage per Cell , 2011, IEEE Electron Device Letters.

[2]  M. Rudan,et al.  Design Considerations and Comparative Investigation of Ultra-Thin SOI, Double-Gate and Cylindrical Nanowire FETs , 2006, 2006 European Solid-State Device Research Conference.

[3]  S.H.G. Teo,et al.  Trap Layer Engineered Gate-All-Around Vertically Stacked Twin Si -Nanowire Nonvolatile Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  Yao-Wen Chang,et al.  Modeling for the 2nd-bit effect of a nitride-based trapping storage flash EEPROM cell under two-bit operation , 2004 .

[5]  B. Eitan,et al.  NROM: A novel localized trapping, 2-bit nonvolatile memory cell , 2000, IEEE Electron Device Letters.

[6]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[7]  S.H.G. Teo,et al.  Si-Nanowire Based Gate-All-Around Nonvolatile SONOS Memory Cell , 2008, IEEE Electron Device Letters.

[8]  Kinam Kim,et al.  Future memory technology: challenges and opportunities , 2008, 2008 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[9]  Sandip Tiwari,et al.  Fast and long retention-time nano-crystal memory , 1996 .

[10]  Hsiang-Lan Lung,et al.  Investigation of maximum current sensing window for two-side operation, four-bit/cell MLC nitride-trapping nonvolatile flash memories , 2004, IEEE Electron Device Letters.

[11]  J. Bu,et al.  On the go with SONOS , 2000 .

[12]  Y. Iwata,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[13]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[14]  Jungdal Choi,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002 .

[15]  E. Lai,et al.  A High-Speed BE-SONOS NAND Flash Utilizing the Field-Enhancement Effect of FinFET , 2007, 2007 IEEE International Electron Devices Meeting.

[16]  J. Kavalieros,et al.  High performance fully-depleted tri-gate CMOS transistors , 2003, IEEE Electron Device Letters.

[17]  N. Singh,et al.  Multibit Programmable Flash Memory Realized on Vertical Si Nanowire Channel , 2010, IEEE Electron Device Letters.

[18]  Chenming Hu,et al.  A folded-channel MOSFET for deep-sub-tenth micron era , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[19]  Yoondong Park,et al.  Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage , 2006, 2009 Symposium on VLSI Technology.

[20]  Siyoung Choi,et al.  Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive) , 2006, 2009 Symposium on VLSI Technology.

[21]  U. Chung,et al.  Robust multi-bit programmable flash memory using a resonant tunnel barrier , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[22]  K. Leong,et al.  Vertical-Si-Nanowire-Based Nonvolatile Memory Devices With Improved Performance and Reduced Process Complexity , 2011, IEEE Transactions on Electron Devices.

[23]  G. Sery,et al.  High-temperature charge loss mechanism in a floating-gate EPROM with an oxide-nitride-oxide (ONO) interpoly stacked dielectric , 1991, IEEE Electron Device Letters.

[24]  Chih-Yuan Lu,et al.  Numerical Simulation of Bottom Oxide Thickness Effect on Charge Retention in SONOS Flash Memory Cells , 2007, IEEE Transactions on Electron Devices.

[25]  K. Leong,et al.  Junction-Less Stackable SONOS Memory Realized on Vertical-Si-Nanowire for 3-D Application , 2011, 2011 3rd IEEE International Memory Workshop (IMW).

[26]  Y. Yeo,et al.  25 nm CMOS Omega FETs , 2002, Digest. International Electron Devices Meeting,.

[27]  Sub-threshold swing degradation due to localized charge storage in SONOS memories , 2004, Proceedings of the 11th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2004 (IEEE Cat. No.04TH8743).

[28]  Jong-Tea Park,et al.  Pi-Gate SOI MOSFET , 2001, IEEE Electron Device Letters.