PADRE: Physically-Aware Diagnostic Resolution Enhancement

Diagnosis is the first step of IC failure analysis. The conventional objective of identifying the failure locations has been augmented with various physically-aware techniques that are intended to improve both diagnostic resolution and accuracy. Despite these advances, it is often the case however that resolution, i.e., the number of locations or candidates reported by diagnosis, exceeds the number of actual failing locations. Imperfect resolution greatly hinders any follow-on, information-extraction analyses (e.g., physical failure analysis, volume diagnosis, etc.) due to the resulting ambiguity. To address this major challenge, a novel, unsupervised learning methodology that uses ordinarily-available tester and simulation data is described that significantly improves resolution with virtually no negative impact on accuracy. Simulation experiments using a variety of fault types (SSL, MSL, bridges, opens and cell-level input-pattern faults) reveal that the number of failed ICs that have perfect resolution can be more than doubled, and overall resolution is improved by 22%. Application to silicon data also demonstrates significant improvement in resolution (38% overall and the number of chips with ideal resolution is nearly tripled) and verification using PFA demonstrates that accuracy is maintained.

[1]  Leendert M. Huisman,et al.  Data mining integrated circuit fails with fail commonalities , 2004, 2004 International Conferce on Test.

[2]  Yen-Tzu Lin,et al.  Test effectiveness evaluation through analysis of readily-available tester data , 2009, 2009 International Test Conference.

[3]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[4]  R. D. Blanton,et al.  Diagnosis of arbitrary defects using neighborhood function extraction , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[5]  R. D. Blanton,et al.  Precise failure localization using automated layout analysis of diagnosis candidates , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[6]  Xiangji Huang,et al.  Boosting Prediction Accuracy on Imbalanced Datasets with SVM Ensembles , 2006, PAKDD.

[7]  R. D. Blanton,et al.  Estimating defect-type distributions through volume diagnosis and defect behavior attribution , 2010, 2010 IEEE International Test Conference.

[8]  Robert C. Aitken.  Finding defects with fault models , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[9]  R. D. Blanton,et al.  A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior , 2006, 2006 IEEE International Test Conference.

[10]  Tracy Larrabee,et al.  Multiplets, models, and the search for meaning: improving per-test fault diagnosis , 2002, Proceedings. International Test Conference.

[11]  Kenneth M. Butler,et al.  Adaptive test flow for mixed-signal/RF circuits using learned information from device under test , 2010, 2010 IEEE International Test Conference.

[12]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[13]  R. D. Blanton,et al.  Automatic classification of bridge defects , 2010, 2010 IEEE International Test Conference.

[14]  John P. Hayes,et al.  On the properties of the input pattern fault model , 2003, TODE.

[15]  Vikram Iyengar,et al.  Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon , 2008, 2008 IEEE International Test Conference.

[16]  T. W. H..  Chemical Analysis , 2019, Nature.

[17]  Yen-Tzu Lin,et al.  METER: Measuring Test Effectiveness Regionally , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  K M Søndergaard,et al.  [Understanding statistics?]. , 1995, Ugeskrift for laeger.

[19]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[20]  R. D. Blanton,et al.  Reducing Test Execution Cost of Integrated, Heterogeneous Systems Using Continuous Test Data , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  E. Abt.  Understanding statistics 3 , 2010, Evidence-Based Dentistry.

[22]  Fangming Ye,et al.  Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector Machines , 2012, 2012 IEEE 21st Asian Test Symposium.

[23]  Nasser M. Nasrabadi,et al.  Pattern Recognition and Machine Learning , 2006, Technometrics.

[24]  Abhijit Chatterjee,et al.  Test time reduction of successive approximation register A/D converter by selective code measurement , 2005, IEEE International Conference on Test, 2005..

[25]  R. D. Blanton,et al.  Improving Diagnosis Through Failing Behavior Identification , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[26]  Yiorgos Makris,et al.  Spatial correlation modeling for probe test cost reduction in RF devices , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[27]  R. D. Blanton,et al.  Yield Learning Through Physically Aware Diagnosis of IC-Failure Populations , 2012, IEEE Design & Test of Computers.

[28]  John P. Hayes,et al.  Properties of the input pattern fault model , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.