Power Efficient, FPGA Implementations of Transform Algorithms for Radar-Based Digital Receiver Applications

A key challenge in defense and security systems is to implement functionality within a power budget. We show how data bandwidth redundancy and the need to change performance is exploited to achieve power efficient, field programmable gate array realizations with improved sampling rates. A unified methodology is given for the implementation of a key function, the fast Fourier transform, for a Radar-based digital receiver. Locality of data, temporal and spatial resource usage are examined from first principles, leading to an algorithmic approach that demonstrates substantial industrial benefits in terms of power, performance and resource usage. A power saving of 18% is achieved over a Cooley Tukey design with a 100% speed improvement;the work is extended to other cyclical fast algorithms.

[1]  M. Eladawy,et al.  Efficient FPGA implementation of FFT/IFFT Processor , 2009 .

[2]  Mats Torkelson,et al.  A new approach to pipeline FFT processor , 1996, Proceedings of International Conference on Parallel Processing.

[3]  M. Yeary,et al.  Compact Digital Receiver Development for Radar Based Remote Sensing , 2008, 2008 IEEE Instrumentation and Measurement Technology Conference.

[4]  Roger Woods,et al.  Low power field programmable gate array implementation of fast digital signal processing algorithms: characterisation and manipulation of data locality , 2011, IET Comput. Digit. Tech..

[5]  Massoud Pedram,et al.  A Synthesis Approach for Coarse-Grained Antifuse-Based FPGAs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Oleg A. Krasnov,et al.  Reconfigurable digital receiver for polarimetric radar with dual-orthogonal signals , 2010, The 7th European Radar Conference.

[7]  Satnam Singh,et al.  Formal verification of reconfigurable cores , 1999, Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375).

[8]  T. Gemmeke,et al.  Design optimization of low-power high-performance DSP building blocks , 2004, IEEE Journal of Solid-State Circuits.

[9]  Wayne Luk,et al.  Automating production of run-time reconfigurable designs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[10]  Dinesh Bhatia,et al.  FPGA architecture for standby power management , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[11]  Roger F. Woods,et al.  Highly efficient, limited range multipliers for LUT-based FPGA architectures , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Jürgen Becker,et al.  Dynamic and Partial FPGA Exploitation , 2007, Proceedings of the IEEE.

[13]  Jason Cong,et al.  Technology Mapping and Clustering for FPGA Architectures With Dual Supply Voltages , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  R. Woods,et al.  Algorithmic factorisation for low power FPGA implementations through increased data locality , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[15]  Toshihisa Tanaka,et al.  Variable-length lapped transforms with a combination of multiple synthesis filter banks for image coding , 2006, IEEE Transactions on Image Processing.

[16]  María José Moure,et al.  Features, Design Tools, and Application Domains of FPGAs , 2007, IEEE Transactions on Industrial Electronics.

[17]  Robert W. Jackson,et al.  A Dynamically-Reconfigurable Phased Array Radar Processing System , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[18]  J. Tukey,et al.  An algorithm for the machine calculation of complex Fourier series , 1965 .