The formal definition of a synchronous hardware-description language in higher order logic

If formal methods of hardware verification are to have any impact on the practices of working designers, connections must be made between the languages used in practice to design circuits and those used for research into hardware verification. SILAGE is a simple data-flow language used for specifying digital signal processing circuits. Higher-order logic (HOL) is extensively used for research into hardware verification. A novel combination of operational and predictive semantics is used to define formally a substantial subset of SILAGE by mapping SILAGE definitions into HOL predicates. The authors sketch the method used, discuss what is gained by a formal definition, and explain an immediate practical application: secure transformational design of SILAGE circuits as theorem proving in HOL.<<ETX>>

[1]  J.G. Samsom,et al.  Correctness preserving transformations on the Hough algorithm , 1992, CompEuro 1992 Proceedings Computer Systems and Software Engineering.

[2]  Holger Busch,et al.  Proof-aided design of verified hardware , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[4]  Ton Kalker.  Formal methods for silicon compilation , 1991, Proceedings of the European Conference on Design Automation..

[5]  Richard J. Boulton,et al.  Experience with Embedding Hardware Description Languages in HOL , 1992, TPCD.

[6]  R. Vemuri.  How to prove the completeness of a set of register level design transformations , 1990, 27th ACM/IEEE Design Automation Conference.

[7]  Richard J. Boulton,et al.  The HOL verification of ELLA designs , 1990 .

[8]  A. van der Wed.  PHIDEO: A Silicon Compiler for High Speed Algorithms , 1991 .

[9]  Miodrag Potkonjak,et al.  Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.

[10]  P. Six,et al.  Cathedral-II: A Silicon Compiler for Digital Signal Processing , 1986, IEEE Design & Test of Computers.

[11]  Alice C. Parker,et al.  An Abstract Model of Behavior for Hardware Descriptions , 1983, IEEE Transactions on Computers.

[12]  Robin Milner,et al.  Definition of standard ML , 1990 .

[13]  K. Goossens,et al.  Embedding a CHDDL in a proof system , 1991 .