Transfer characterization of CMOS ring voltage controlled oscillators

One of the most important properties of any voltage controlled oscillator (VCO) is the transfer characteristic, the relationship between the control voltage and the frequency of the output signal. In a voltage controlled ring oscillator, a number of identical delay stages are used. The most common delay stage is a delay cell with a pair of differential inputs and diode-connected loads paralleled with adjustable current sources. In this paper, a detailed analysis of the transfer characteristics based on the actual transistor operating regions is presented. It is shown that the relationship between the control voltage and the oscillation frequency is not monotonic. Simulation results verify the theoretical development. A design strategy is introduced that assumes that the VCO operates in the monotonic transfer characteristic region.

[1]  Tad Kwasniewski,et al.  CMOS VCO's for PLL frequency synthesis in GHz digital mobile radio communications , 1997 .

[2]  D. Ray,et al.  A low-noise 1.6-GHz CMOS PLL with on-chip loop filter , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[3]  Kuang-Chung Tao,et al.  A 1.8 V 900 MHz CMOS RF receiver , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).

[4]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[5]  Mohamad Sawan,et al.  A 200 MHz frequency-locked loop based on new frequency-to-voltage converters approach , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[7]  P. Larsson,et al.  A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability , 1999, IEEE J. Solid State Circuits.