A parallel processor for efficient processing of mobile multimedia

A parallel processor for processing a mobile multimedia operation efficiently is provided to reduce a hardware cost and power consumption while providing a flexible structure for easily developing a parallel algorithm related to the multimedia operation, connect with a memory directly, include additional support for a floating point operation, and realize an operation feature of a partitioned SIMD(Single Instruction Multiple Data) and condition execution. A processor array(120) comprises a plurality of PEs(Processing Element). A local memory(110) is directly connected to the processor array. A floating point accumulator array(130) comprises a plurality of accumulators for accelerating floating point addition by connecting to the processor array. A control unit(140) broadcasts an instruction to all PEs of the processor array by reading the instruction from an external memory, and applies an address to the local memory when the PE communicates with the local memory. The PE includes an I/O(Input/Output) port exchanging data with the neighboring PEs, a function unit performing arithmetic/logical operations, a register file storing an operator inputted to the function unit and storing an operation result of the function unit, and an instruction decoder controlling each component by interpreting the instruction received from the control unit.