An SEU-Tolerant DICE Latch Design With Feedback Transistors

This paper presents an SEU-tolerant Dual Interlocked Storage Cell (DICE) latch design with both PMOS and NMOS transistors in the feedback paths. The feedback transistors improve the SEU tolerance by increasing the feedback loop delay during the hold mode. The latch design was implemented in a shift register fashion at a 130-nm bulk CMOS process node. Exposures to heavy-ions exhibited a significantly higher upset LET threshold and lower cross-section compared with the traditional DICE latch design. Performance penalties in terms of write delay, power, and area are non-significant compared to traditional DICE design.

[1]  Ney Laert Vilar Calazans,et al.  Adding Temporal Redundancy to Delay Insensitive Codes to Mitigate Single Event Effects , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.

[2]  T. D. Loveless,et al.  Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip/Flop Designs at a 40 nm Technology Node , 2011, IEEE Transactions on Nuclear Science.

[3]  B.L. Bhuva,et al.  Single-Event Tolerant Latch Using Cascode-Voltage Switch Logic Gates , 2006, IEEE Transactions on Nuclear Science.

[4]  B. L. Bhuva,et al.  Technology Scaling Comparison of Flip-Flop Heavy-Ion Single-Event Upset Cross Sections , 2013, IEEE Transactions on Nuclear Science.

[5]  I. Linscott,et al.  Design Framework for Soft-Error-Resilient Sequential Cells , 2011, IEEE Transactions on Nuclear Science.

[6]  M. Nicolaidis,et al.  Design for soft error mitigation , 2005, IEEE Transactions on Device and Materials Reliability.

[7]  R. Wong,et al.  Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology , 2011, IEEE Transactions on Nuclear Science.

[8]  Dan Alexandrescu,et al.  Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[9]  R.A. Reed,et al.  Integrating Circuit Level Simulation and Monte-Carlo Radiation Transport Code for Single Event Upset Analysis in SEU Hardened Circuitry , 2008, IEEE Transactions on Nuclear Science.

[10]  B. Hughlock,et al.  Angular Dependence of Single Event Sensitivity in Hardened Flip/Flop Designs , 2008, IEEE Transactions on Nuclear Science.

[11]  L. W. Massengill,et al.  Frequency Dependence of Alpha-Particle Induced Soft Error Rates of Flip-Flops in 40-nm CMOS Technology , 2012, IEEE Transactions on Nuclear Science.

[12]  E. Normand.  Single-event effects in avionics , 1996 .

[13]  L.W. Massengill,et al.  Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[14]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[15]  A.F. Witulski,et al.  HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.

[16]  M.J. Gadlage,et al.  Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process , 2005, IEEE Transactions on Nuclear Science.

[17]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[18]  M. Caffrey,et al.  SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .

[19]  S. Whitaker,et al.  Low power SEU immune CMOS memory circuits , 1992 .

[20]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[21]  Fabrizio Lombardi,et al.  Design of a Nanometric CMOS Memory Cell for Hardening to a Single Event With a Multiple-Node Upset , 2014, IEEE Transactions on Device and Materials Reliability.

[22]  H.S. Kim,et al.  Device-Orientation Effects on Multiple-Bit Upset in 65 nm SRAMs , 2008, IEEE Transactions on Nuclear Science.