Lack of Spatial Correlation in MOSFET Threshold Voltage Variation and Implications for Voltage Scaling

Due to increased variation in modern process technology nodes, the spatial correlation of variation is a key issue for both modeling and design. We have created a large array test-structure to analyze the magnitude of spatial correlation of threshold voltage (VT) in a 180 nm CMOS process. The data from over 50 k measured devices per die indicates that there is no significant within-die spatial correlation in VT. Furthermore, the across-chip variation patterns between different die also do not correlate. This indicates that Random Dopant Fluctuation (RDF) is the primary mechanism responsible for VT variation and that relatively simple Monte Carlo-type analysis can capture the effects of such variation. While high performance digital logic circuits, at high VDD , can be strongly affected by spatially correlated channel length variation, we note that subthreshold logic will be primarily affected by random uncorrelated VT variation.

[1]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[2]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[3]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[4]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[5]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  Sani R. Nassif.  Design for Variability in DSM Technologies , 2000 .

[7]  Rajendran Panda,et al.  Statistical delay computation considering spatial correlations , 2003, ASP-DAC '03.

[8]  David Blaauw,et al.  Statistical timing analysis for intra-die process variations with spatial correlations , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[9]  David Blaauw,et al.  Analysis and mitigation of variability in subthreshold design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[10]  Sachin S. Sapatnekar,et al.  Statistical timing analysis under spatial correlations , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  David Blaauw,et al.  The limit of dynamic voltage scaling and insomniac dynamic voltage scaling , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Costas J. Spanos,et al.  Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).

[13]  Shidhartha Das,et al.  A Self-Tuning Dynamic Voltage Scaled Processor Using Delay-Error Detection and Correction , 2006, 2006 IEEE International Conference on IC Design and Technology.

[14]  J. Plusquellic,et al.  A test structure for characterizing local device mismatches , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[15]  A.P. Chandrakasan,et al.  Ultra-dynamic Voltage scaling (UDVS) using sub-threshold operation and local Voltage dithering , 2006, IEEE Journal of Solid-State Circuits.

[16]  D. M. H. Walker,et al.  Estimation of fault-free leakage current using wafer-level spatial information , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[18]  Jinjun Xiong,et al.  Robust Extraction of Spatial Correlation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Anantha Chandrakasan,et al.  A Test-Structure to Efficiently Study Threshold-Voltage Variation in Large MOSFET Arrays , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[20]  Kenneth L. Shepard,et al.  On-chip transistor characterisation arrays for variability analysis , 2007 .

[21]  Kaushik Roy,et al.  Statistical Characterization and On-Chip Measurement Methods for Local Random Variability of a Process Using Sense-Amplifier-Based Test Structure , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[22]  Chih-Sheng Johnson Hou,et al.  Integrated microelectronic device for label-free nucleic acid amplification and detection. , 2007, Lab on a chip.

[23]  David Blaauw,et al.  Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[24]  Plasma dry etching for selective emitter formation in crystalline silicon based solar cell , 2008, 2008 Conference on Optoelectronic and Microelectronic Materials and Devices.

[25]  K. Agarwal,et al.  Fast Characterization of Threshold Voltage Fluctuation in MOS Devices , 2008, IEEE Transactions on Semiconductor Manufacturing.

[26]  Sani R. Nassif,et al.  Design for Manufacturability and Statistical Design - A Constructive Approach , 2007, Series on integrated circuits and systems.

[27]  D. Schmitt-Landsiedel,et al.  Analysis of Read Current and Write Trip Voltage Variability From a 1-MB SRAM Test Structure , 2008, IEEE Transactions on Semiconductor Manufacturing.

[28]  Keith A. Jenkins,et al.  A Completely Digital On-Chip Circuit for Local-Random-Variability Measurement , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[29]  Xuan Zeng,et al.  Characterizing Intra-Die Spatial Correlation Using Spectral Density Method , 2008, ISQED 2008.

[30]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.