FinFET Centric Variability-Aware Compact Model Extraction and Generation Technology Supporting DTCO
暂无分享,去创建一个
Asen Asenov | Binjie Cheng | Xingsheng Wang | Campbell Millar | Plamen Asenov | David Reid | Andrew Pender
[1] Jim Johnson,et al. SOI FinFET nFET-to-pFET Tracking Variability Compact Modeling and Impact on Latch Timing , 2015, IEEE Transactions on Electron Devices.
[2] Sam Yang,et al. High performance mobile SoC design and technology co-optimization to mitigate high-K metal gate process induced variations , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.
[3] K. Endo,et al. Suppressing Vt and Gm variability of FinFETs using amorphous metal gates for 14 nm and beyond , 2012, 2012 International Electron Devices Meeting.
[4] Mark Y. Liu,et al. A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.
[5] B. Cheng,et al. Unified compact modelling strategies for process and statistical variability in 14-nm node DG FinFETs , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).
[6] R. F. Tsui,et al. An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu/low-k interconnect for low power and high performance applications , 2014, 2014 IEEE International Electron Devices Meeting.
[7] G. Northrop,et al. High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization , 2014, 2014 IEEE International Electron Devices Meeting.
[8] Andrew R. Brown,et al. Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs , 2013, IEEE Transactions on Electron Devices.
[9] Kazuhiko Endo,et al. Grain-Orientation Induced Work Function Variation in Nanoscale Metal-Gate Transistors—Part I: Modeling, Analysis, and Experimental Validation , 2010, IEEE Transactions on Electron Devices.
[10] O. Rozeau,et al. 28nm FDSOI technology platform for high-speed low-voltage digital applications , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[11] B. Cheng,et al. Simulation based transistor-SRAM co-design in the presence of statistical variability and reliability , 2013, 2013 IEEE International Electron Devices Meeting.
[12] A. Asenov,et al. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .
[13] A. Asenov,et al. Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study , 2011, IEEE Transactions on Electron Devices.
[14] Costas J. Spanos,et al. Technology Variability From a Design Perspective , 2011, IEEE Trans. Circuits Syst. I Regul. Pap..
[15] K. Takeuchi,et al. Statistical Compact Model Parameter Extraction by Direct Fitting to Variations , 2008, IEEE Transactions on Electron Devices.
[16] Zheng Guo,et al. The impact of assist-circuit design for 22nm SRAM and beyond , 2012, 2012 International Electron Devices Meeting.
[17] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[18] Sani R. Nassif. Design for variability in DSM technologies [deep submicron technologies] , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).
[19] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[20] Andrew R. Brown,et al. Accurate simulations of the interplay between process and statistical variability for nanoscale FinFET-based SRAM cell stability , 2014, 2014 44th European Solid State Device Research Conference (ESSDERC).
[21] Sani R. Nassif,et al. Variability Aware Simulation Based Design- Technology Cooptimization (DTCO) Flow in 14 nm FinFET/SRAM Cooptimization , 2015, IEEE Transactions on Electron Devices.
[22] B. Cheng,et al. A novel approach to the statistical generation of non-normal distributed PSP compact model parameters using a nonlinear power method , 2010, 2010 International Conference on Simulation of Semiconductor Processes and Devices.
[23] A. Asenov,et al. Statistical-Variability Compact-Modeling Strategies for BSIM4 and PSP , 2010, IEEE Design & Test of Computers.
[24] A. Asenov. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .
[25] D. Blaauw,et al. Opportunities and challenges for better than worst-case design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[26] Ru Huang,et al. New Assessment Methodology Based on Energy–Delay–Yield Cooptimization for Nanoscale CMOS Technology , 2015, IEEE Transactions on Electron Devices.
[27] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .