A Modified Debugging Infrastructure to Assist Real Time Fault Injection Campaigns

Fault injection is frequently used for the verification and validation of the fault tolerant features of microprocessors. This paper proposes the modification of a common on-chip debugging (OCD) infrastructure to add fault injection capabilities and improve performance. The proposed solution imposes a very low logic overhead and provides a flexible and efficient mechanism for the execution of fault injection campaigns, being applicable to different target system architectures

[1]  Wilfrido Alejandro Moreno,et al.  A technique for automated validation of fault tolerant designs using laser fault injection (LFI) , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[2]  J. Karlsson,et al.  Application of Three Physical Fault Injection Techniques to the Experimental Assessment of the MARS Architecture , 1995 .

[3]  F. Faure,et al.  How to characterize the problem of SEU in processors & representative errors observed on flight , 2005, 11th IEEE International On-Line Testing Symposium.

[4]  Juan José Serrano,et al.  INERTE: integrated nexus-based real-time fault injection tool for embedded systems , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..

[5]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[6]  Raphael R. Some,et al.  Experimental evaluation of a COTS system for space applications , 2002, Proceedings International Conference on Dependable Systems and Networks.

[7]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  J. Karlsson,et al.  Evaluation of the Thor Microprocessor Using Scan-chain-Based and Simulation-Based Fault-Injection , 1997 .

[9]  J. J. Serrano,et al.  Experimental validation of high-speed fault-tolerant systems using physical fault injection , 1999, Dependable Computing for Critical Applications 7.