论文信息 - A CMOS log-antilog current multiplier/divider circuit using DDCC

A CMOS log-antilog current multiplier/divider circuit using DDCC

This paper presents a new one-quadrant analog log-antilog multiplier/divider using only one differential different current conveyor and four diodes. The proposed circuit features low circuit complexity, very suitable for integrated circuit implementation and excellent temperature stability. Simulation results show performance of the circuit and confirm the validity of the proposed design technique.

Montree Kumngern | Usa Torteanchai | Kobchai Dejhan

[1] N. Tadic. A /spl beta/-error elimination in the translinear reduction of the "log-antilog" multiplier/divider , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[2] Mohammed Ismail,et al. Compact low voltage four quadrant CMOS current multiplier , 2001 .

[3] Gordon W. Roberts,et al. All current-mode frequency selective circuits , 1989 .

[4] Alfonso Carlosena,et al. 1.5 V four-quadrant CMOS current multiplier/divider , 2003 .

[5] Edwin W. Greeneich. Analog Integrated Circuits , 1997, Solid State Science and Engineering Series.

[6] K. Dejhan,et al. DDCC-Based Quadrature Oscillator with Grounded Capacitors and Resistors , 2009 .

[7] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .

[8] A. J. Peyton,et al. Analog Electronics with Op-amps: A Source Book of Practical Circuits , 1993 .

[9] B. Gilbert. Translinear circuits: a proposed classification , 1975 .

[10] Yoshihiko Horio,et al. Current multiplier/divider circuit , 1991 .

[11] Shen-Iuan Liu,et al. CMOS differential difference current conveyors and their applications , 1996 .