A digital signal processor with programmable correlator array architecture for third generation wireless communication system

A digital signal processor (DSP) with programmable correlator array architecture is presented for third generation wireless communication system. The programmable correlator array can be reconfigured. as a chip match filter, code group detector, scrambling code detector, and RAKE receiver with low power consideration. The architecture and instruction set of the proposed DSP are specially designed for several key operations of wireless communications, such as channel estimation for RAKE combining, Viterbi algorithm and finite-impulse response filtering. The proposed DSP outperforms other previously presented communication digital signal processors in terms of several crucial operations of wireless applications. A chip of the proposed DSP was implemented using hybrid design method where the timing critical components were full-custom designed and the other parts were cell-based designed under TSMC 0.35-/spl mu/m CMOS 1P4M technology. We believe that the proposed system architecture would be useful for upcoming 3G mobile terminal applications.

[1]  Liang-Gee Chen,et al.  Low power strategy about correlator array for CDMA baseband processor , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[2]  Ingrid Verbauwhede,et al.  A Low Power DSP Engine for Wireless Communications , 1998, J. VLSI Signal Process..

[3]  Robert W. Brodersen,et al.  Low-Power CMOS Wireless Communications: A Wideband CDMA System Design , 1997 .

[4]  Ramjee Prasad,et al.  An overview of CDMA evolution toward wideband CDMA , 1998, IEEE Communications Surveys & Tutorials.

[5]  Zsehong Tsai,et al.  A differentially coherent delay-locked loop for spread-spectrum tracking receivers , 1999, IEEE Commun. Lett..

[6]  Santanu Dutta,et al.  A design study of a 0.25-μm video signal processor , 1998, IEEE Trans. Circuits Syst. Video Technol..

[7]  Charles Chien,et al.  A low energy architecture for fast PN acquisition , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[8]  Erik Dahlman,et al.  WCDMA-the radio interface for future mobile multimedia communications , 1998 .

[9]  S. Sriram,et al.  Low-power correlator architectures for wideband CDMA code acquisition , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[10]  Junchen Du,et al.  High-performance DSPs , 2000 .

[11]  Jong Min Kim,et al.  Implementation of wideband CDMA modem using processors and programmable logic devices , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[12]  Teresa H. Y. Meng,et al.  Power consumption of parallel spread spectrum correlator architectures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[13]  Young-Su Kwon,et al.  MDSP-II: a 16-bit DSP with mobile communication accelerator , 1999 .

[14]  Robert W. Brodersen,et al.  Low-Power CMOS Wireless Communications , 1998 .

[15]  Hidetoshi Suzuki,et al.  W-CDMA hardware-related issues , 1998, ICCT'98. 1998 International Conference on Communication Technology. Proceedings (IEEE Cat. No.98EX243).

[16]  Chung-Wei Ku,et al.  Software radio based re-configurable correlator/FIR filter for CDMA/TDMA receiver , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[17]  Yukihiko Okumura,et al.  Experiments on coherent multicode DS-CDMA , 1996, Proceedings of Vehicular Technology Conference - VTC.

[18]  Yong Hoon Lee,et al.  Efficient implementation of parallel correlators for code acquisition in DS/CDMA systems , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[19]  Ih-Chin Chen,et al.  A 1-V programmable DSP for wireless communications [CMOS] , 1997 .

[20]  Chorng-Kuang Wang,et al.  A pipelined digital differential matched filter FPGA implementation and VLSI design , 1996, Proceedings of Custom Integrated Circuits Conference.

[21]  A. W. M. van den Enden,et al.  Discrete Time Signal Processing , 1989 .