High-Speed Low-Power Flash ADC Architecture Using Switched-Capacitor Positive Feedback Comparator and Parallel Single-Gate Encoder

In this paper, two essential components of the Flash ADC are designed and integrated within a new Flash ADC architecture. The power consumption is reduced by realizing a switched-capacitor positive feedback (SCPF) comparators structure as a replacement for conventional comparators structure. The SCPF comparator is tailored to a single-ended input/single-ended output configuration that operates in two steps: offset-cancelation function followed by comparison decision. Furthermore, the encoding stage is implemented using N parallel independent components of one single AND gate each, where N is the number of quantized regions. This structure provides fast encoding with minimal encoding activities. The design architecture exploits two stages, which are separated by latches. The first stage allocates the analog input to a quantized region, while the second stage converts the level of the quantized region into its corresponding binary code. This separation is considered the key success for incorporating the SCPF comparators structure into our Flash ADC architecture. HSPICE simulations of the proposed design use 35 nm Synopsys FinFet technology and 1-V power supply. The simulation results show that our 5-bit Flash ADC can function at a sampling frequency of up to 1 GHz, with an input signal of 500 MHz at Nyquist rate, where the amplitude input signal is ranging from 0.2 to 0.8 V with an overall maximum power consumption of 3 mW.

[1]  Jong-In Kim,et al.  A 65 nm CMOS 7b 2 GS/s 20.7 mW Flash ADC With Cascaded Latch Interpolation , 2015, IEEE Journal of Solid-State Circuits.

[2]  M. Subba Reddy,et al.  An effective 6-bit flash ADC using low power CMOS technology , 2013, 2013 15th International Conference on Advanced Computing Technologies (ICACT).

[3]  Ching-Yuan Yang,et al.  A high-speed low-power calibrated flash ADC , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  G. Van der Plas,et al.  A 7.6 mW 1.75 GS/s 5 bit flash A/D converter in 90 nm digital CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[5]  Akira Matsuzawa.  Design Challenges of Analog-to-Digital Converters in Nanoscale CMOS , 2007, IEICE Trans. Electron..

[6]  Krishna Lal Baishnab,et al.  A novel ROM architecture for reducing bubble and metastability errors in high speed flash ADCs , 2010, 2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP).

[7]  Saleh Abdel-Hafeez.  A new high-speed SAR ADC architecture , 2010, 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD).

[8]  Tounsi,et al.  [IEEE 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD) - Gammarth, Tunisia (2010.10.4-2010.10.6)] 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD) - Enhance , 2010 .

[9]  Taikyeong Jeong,et al.  A new approach to thermometer-to-binary encoder of flash ADCs- bubble error detection circuit , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  Horst Zimmermann,et al.  Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 [micro sign]m CMOS , 2007 .

[11]  Jong-In Kim,et al.  A 6-b 4.1-GS/s Flash ADC With Time-Domain Latch Interpolation in 90-nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[12]  Tai-Haur Kuo,et al.  A compact low-power flash ADC using auto-zeroing with capacitor averaging , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.

[13]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  Thottempudi Pardhu,et al.  A low power flash ADC with Wallace tree encoder , 2014, 2014 Eleventh International Conference on Wireless and Optical Communications Networks (WOCN).

[15]  Jong-In Song,et al.  Flash ADC architecture using multiplexers to reduce a preamplifier and comparator count , 2013, 2013 IEEE International Conference of IEEE Region 10 (TENCON 2013).

[16]  Nadine Eberhardt,et al.  Computer Organization And Design 2nd Edition , 2016 .

[17]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[18]  V. Saxena,et al.  High speed digital input buffer circuits , 2006, 2006 IEEE Workshop on Microelectronics and Electron Devices, 2006. WMED '06..

[19]  Jorge Pernillo,et al.  A 1.5-GS/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  M. S. Bhat,et al.  A 1-V 1-GS/s 6-bit low-power flash ADC in 90-nm CMOS with 15.75 mW power consumption , 2013, 2013 International Conference on Computer Communication and Informatics.

[21]  Kumar Y. B. Nithin,et al.  Design of Low Power 5-Bit Hybrid Flash ADC , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).