A distributed BIST control scheme for complex VLSI devices

BIST is a viable approach to test today's digital systems. Constraints, such as power, noise, area overhead, and others, limit the possibilities of parallel BIST execution in complex VLSI devices. This paper presents a BIST scheduling process that takes into consideration such constraints, and introduces a new BIST control methodology, that implements the BIST schedule with a highly modular architecture. In fact, due to the uniformity of interface, the BIST control elements are independent of the BIST scheme used in the embedded blocks of a device. This BIST control architecture can provide block level diagnostic information.<<ETX>>

[1]  M. A. Breuer,et al.  Test schedules for VLSI circuits having built-in test hardware , 1987 .

[2]  F.P.M. Beenker,et al.  Macro Testing: Unifying IC And Board Test , 1986, IEEE Design & Test of Computers.

[3]  Y. Zorian.  A structured approach to macrocell testing using built-in self-test , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[4]  R. L. Campbell.  Creating wealth—through testing? , 1992 .

[5]  Frans P. M. Beenker,et al.  Implementing macro test in silicon compiler design , 1990, IEEE Design & Test of Computers.

[6]  Hans G. Kerkhoff,et al.  Automatic test-specification for macro-level BIST based on the boundary-scan standard , 1991 .

[7]  Jacob Savir,et al.  Built-In Checking of the Correct Self-Test Signature , 1988, IEEE Trans. Computers.

[8]  Melvin A. Breuer,et al.  Test Schedules for VLSI Circuits Having Built-In Test Hardware , 1986, IEEE Transactions on Computers.

[9]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[10]  Melvin A. Breuer,et al.  Concurrent control of multiple BIT structures , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[11]  Thomas Kropf,et al.  HIST: A METHODOLOGY FOR THE AUTOMATIC INSERTION OF A HIERARCHICAL SELF TEST , 1992, Proceedings International Test Conference 1992.

[12]  Charles R. Kime,et al.  Test Scheduling in High Performance VLSI System Implementations , 1992, IEEE Trans. Computers.

[13]  Yervant Zorian.  A universal testability strategy for multi-chip modules based on BIST and boundary-scan , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[14]  Clay S. Gloster,et al.  Boundary scan with cellular-based built-in self-test , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[15]  Najmi T. Jarwala,et al.  A Framework for Boundary-Scan Based System Test and Diagnosis , 1992, Proceedings International Test Conference 1992.

[16]  A.J. van de Goor,et al.  Functional tests for arbitration SRAM-type FIFOs , 1992, Proceedings First Asian Test Symposium (ATS `92).

[17]  Hans-Joachim Wunderlich,et al.  Parallel self-test and the synthesis of control units , 1991 .

[18]  Johann Maierhofer.  Hierarchical self-test concept based on the JTAG standard , 1990, Proceedings. International Test Conference 1990.

[19]  R. E. Tulloss,et al.  BIST and boundary-scan for board level test: test program pseudocode , 1989, [1989] Proceedings of the 1st European Test Conference.

[20]  Yervant Zorian,et al.  An Effective BIST Scheme for ROM's , 1992, IEEE Trans. Computers.