A Low-Power Design Methodology / Flow and its Application to the Implementation of a DCS 1800-GSM / DECT Modulator / Demodulator ( ESPRIT 25256 ) Title : Structure of the Low-Power Design Flow

Title: Structure of the Low-Power Design Flow Author(s): H. Mizas, D. Soudris, S. Theoharis, G. Theodoridis, A. Thanailakis, and C.E. Goutis Editor: DUTH Type: Report LPGD Id: LPGD/ WP1/ DUTH/D1.2R1 CEC Identifier: EP25256/DUTH / D1.2R1 Document Version: 1 Status: Report Confidentiality: Public Actual Date: 25/6/1998 Contractual Date: 30/5/1998 WorkPackage: WP1

[1]  Donald E. Thomas,et al.  Behavioral transformation for algorithmic level IC design , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Jochen A. G. Jess,et al.  Gate sizing in MOS digital circuits with linear programming , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[3]  Miodrag Potkonjak,et al.  Optimizing resource utilization using transformations , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[5]  S. Devadas,et al.  Retiming sequential circuits for low power , 1993, ICCAD '93.

[6]  Chi-Ying Tsui,et al.  Low power state assignment targeting two-and multi-level logic implementations , 1994, ICCAD.

[7]  Multi-level network optimization for low power , 1994, ICCAD '94.

[8]  Anantha P. Chandrakasan,et al.  Design of portable systems , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[9]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, ICCAD '94.

[10]  Mary Jane Irwin,et al.  Power-delay characteristics of CMOS adders , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[13]  Mohamed I. Elmasry,et al.  Low-Power Digital VLSI Design: Circuits and Systems , 1995 .

[14]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Massoud Pedram,et al.  Power conscious CAD tools and methodologies: a perspective , 1995, Proc. IEEE.

[16]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[17]  Jan M. Rabaey,et al.  Design guidance in the power dimension , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[18]  S. Katkoori,et al.  Profile-driven behavioral synthesis for low-power VLSI systems , 1995, IEEE Design & Test of Computers.

[19]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[20]  José C. Monteiro,et al.  Scheduling techniques to enable power management , 1996, DAC '96.

[21]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[22]  Miodrag Potkonjak,et al.  Power optimization in programmable processors and ASIC implementations of linear systems: transformation-based approach , 1996, DAC '96.

[23]  Jan M. Rabaey,et al.  Early power exploration—a World Wide Web application , 1996, DAC '96.

[24]  R. Mehra,et al.  Exploiting locality for low-power design , 1996, Proceedings of Custom Integrated Circuits Conference.

[25]  Exploiting regularity for low-power design , 1996, Proceedings of International Conference on Computer Aided Design.

[26]  Massoud Pedram,et al.  High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[27]  J. Rabaey,et al.  Behavioral Level Power Estimation and Exploration , 1997 .

[28]  Jan M. Rabaey,et al.  A partitioning scheme for optimizing interconnect power , 1997, IEEE J. Solid State Circuits.

[29]  J. Frenkil,et al.  Tools And Methodologies For Low Power Design , 1997, Proceedings of the 34th Design Automation Conference.