A 1GSPS Open-Loop Track and Hold Circuit with 68dB SNDR in 65nm CMOS

This paper presents a 1GSPS open-loop track and hold circuits with high linearity in a 65nm CMOS process. High linearity is achieved by the analysis of the source of nonlinearity and the use of some linearize techniques: source follower buffer, gate-bootstrapping switches, signal feedthrough cancellation, source degeneration technique. As a result, the THC provides higher than 65 dB SFDR, and higher than 68 dB SNDR with input frequencies up to 631MHz.

[1]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[2]  Morteza Mousazadeh.  A highly linear open-loop high-speed CMOS sample-and-hold , 2017 .

[3]  P. Harpe,et al.  A 62dB SFDR, 500MSPS, 15mW Open-Loop Track-and-Hold Circuit , 2006, 2006 NORCHIP.

[4]  J-B. Begueret,et al.  An 8Gsps, 65nm CMOS wideband track-and-hold , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[5]  M. Jalali,et al.  Very high speed and low voltage open-loop dual edge triggered sample and hold circuit in 0.18μm CMOS technology , 2012, 2012 10th IEEE International Conference on Semiconductor Electronics (ICSE).

[6]  Abdollah Khoei,et al.  A new high-resolution and high-speed open-loop CMOS sample and hold circuit , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[7]  S. Devarajan,et al.  A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[8]  P.E. Allen,et al.  A 1.2 GSample/s Double-Switching CMOS THA With ${- }$62 dB THD , 2009, IEEE Journal of Solid-State Circuits.