Automated extraction of broadly applicable nonlinear analog macromodels from SPICE-level descriptions

Automated techniques for generating macromodels from SPICE-level circuit descriptions are rapidly gaining importance as a sustainable methodology for the design of large, complex mixed-signal SoCs and SiPs. We demonstrate the efficacy of a novel macromodel extraction technique, dubbed piecewise polynomial (PWP), for extracting broadly-applicable general-purpose macromodels from SPICE netlists. A key advantage of PWP over other methods is that it can generate a single macromodel that captures linear, weakly nonlinear and strongly non near system dynamics. We demonstrate the application of PWP using a current-mirror op-amp, comparing simulations of the macromodel against those of the original SPICE circuit using DC, AC, harmonic balance and transient analyses. We also illustrate how PWP-generated macromodels can be used for system-level simulation using a simple analog-digital converter example. We confirm excellent accuracies, relative to full SPICE circuit simulation, while achieving order-of-magnitude speedups.

[1]  Jaijeet Roychowdhury.  Making Fourier-envelope simulation robust , 2002, ICCAD 2002.

[2]  Lawrence T. Pileggi,et al.  NORM: compact model order reduction of weakly nonlinear systems , 2003, DAC '03.

[3]  Georges G. E. Gielen,et al.  Generalized posynomial performance modeling , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  R. Freund.  Krylov-subspace methods for reduced-order modeling in circuit simulation , 2000 .

[5]  Jaijeet S. Roychowdhury.  An overview of automated macromodelling techniques for mixed-signal systems , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[6]  J. Phillips,et al.  Analog Macromodeling using Kernel Methods , 2003, ICCAD 2003.

[7]  Jaijeet S. Roychowdhury.  Reduced-order modelling of time-varying systems , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[8]  Rob A. Rutenbar,et al.  Remembrance of circuits past: macromodeling by data mining in large analog design spaces , 2002, DAC '02.

[9]  J. Roychowdhury,et al.  Reduced-order modelling of linear time-varying systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[10]  Ning Dong,et al.  Piecewise polynomial nonlinear model reduction , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  Jacob K. White,et al.  A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).