Modeling of Jitter Characteristics for the Second Order Bang-Bang CDR
暂无分享,去创建一个
[1] B. Razavi,et al. Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.
[2] Changsik Yoo,et al. A 5-Gbit/s Clock- and Data-Recovery Circuit With 1/8-Rate Linear Phase Detector in 0.18-μm CMOS Technology , 2009, IEEE Trans. Circuits Syst. II Express Briefs.
[3] Orla Feely,et al. Statistical Analysis of First-Order Bang-Bang Phase-Locked Loops Using Sign-Dependent Random-Walk Theory , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[4] Deog-Kyoon Jeong,et al. A Fully Integrated 0.13- $\mu$m CMOS 40-Gb/s Serial Link Transceiver , 2009, IEEE Journal of Solid-State Circuits.
[5] Michael Peter Kennedy,et al. Statistical Properties of First-Order Bang-Bang PLL With Nonzero Loop Delay , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] Nicola Da Dalt,et al. Markov Chains-Based Derivation of the Phase Detector Gain in Bang-Bang PLLs , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] José Silva-Martínez,et al. Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] B. Razavi,et al. Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..
[9] Behzad Razavi. Design of intergrated circuits for optical communications , 2002 .
[10] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .
[11] P. Gregorius,et al. A compact triple-band low-jitter digital LC PLL with programmable coil in 130-nm CMOS , 2005, IEEE Journal of Solid-State Circuits.
[12] Anthony Chan Carusone,et al. Modeling and Design of Multilevel Bang–Bang CDRs in the Presence of ISI and Noise , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] José Silva-Martínez,et al. A Full On-Chip CMOS Clock-and-Data Recovery IC for OC-192 Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .