WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
暂无分享,去创建一个
[1] Sharad Malik,et al. Cache modeling and path analysis for real-time software , 1996 .
[2] Jakob Engblom,et al. Requirements for and Design of a Processor with Predictable Timing , 2004, Design of Systems with Predictable Behaviour.
[3] Sharad Malik,et al. Cache modeling for real-time software: beyond direct mapped instruction caches , 1996, 17th IEEE Real-Time Systems Symposium.
[4] Alan Burns,et al. Guest Editorial: A Review of Worst-Case Execution-Time Analysis , 2000, Real-Time Systems.
[5] Jichuan Chang,et al. Cooperative Caching for Chip Multiprocessors , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).
[6] Xianfeng Li,et al. Modeling out-of-order processors for software timing analysis , 2004, 25th IEEE International Real-Time Systems Symposium.
[7] James H. Anderson,et al. A Hybrid Real-Time Scheduling Approach for Large-Scale Multicore Platforms , 2007, 19th Euromicro Conference on Real-Time Systems (ECRTS'07).
[8] Sharad Malik,et al. Performance Analysis of Embedded Software Using Implicit Path Enumeration , 1995, 32nd Design Automation Conference.
[9] David B. Whalley,et al. Timing analysis for data caches and set-associative caches , 1997, Proceedings Third IEEE Real-Time Technology and Applications Symposium.
[10] Xianfeng Li,et al. Chronos: A timing analyzer for embedded software , 2007, Sci. Comput. Program..
[11] Greger Ottosson,et al. Worst-case execution time analysis for modern hardware architectures , 1997 .
[12] Jakob Engblom,et al. Efficient longest executable path search for programs with complex flows and pipeline effects , 2001, CASES '01.
[13] Reinhard Wilhelm,et al. Efficient and Precise Cache Behavior Prediction for Real-Time Systems , 1999, Real-Time Systems.
[14] Frank Mueller,et al. Bounding worst-case data cache behavior by analytically deriving cache reference patterns , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.
[15] Mahmut T. Kandemir,et al. Organizing the last line of defense before hitting the memory wall for CMPs , 2004, 10th International Symposium on High Performance Computer Architecture (HPCA'04).
[16] Rolf Ernst,et al. Worst case timing analysis of input dependent data cache behavior , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).
[17] Per Stenström,et al. A method to improve the estimated worst-case performance of data caching , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).
[18] David B. Whalley,et al. Integrating the timing analysis of pipelining and instruction caching , 1995, Proceedings 16th IEEE Real-Time Systems Symposium.
[19] Jakob Engblom,et al. The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.
[20] Per Stenström,et al. Timing anomalies in dynamically scheduled microprocessors , 1999, Proceedings 20th IEEE Real-Time Systems Symposium (Cat. No.99CB37054).
[21] James H. Anderson,et al. Soft Real-Time Scheduling on Performance Asymmetric Multicore Platforms , 2007, 13th IEEE Real Time and Embedded Technology and Applications Symposium (RTAS'07).