Vertical Nanowire CMOS Parasitic Modeling and its Performance Analysis

In this paper, the analytical models of parasitic resistance and capacitance of vertical nanowire (VNW) FET are presented, considering device structural asymmetry. These models are then used to analyze the effect of channel, source-drain extension lengths, and nanowire diameter on device and VNW CMOS performance for 15 nm node. We find that the asymmetry in structure (between top and bottom electrodes) leads to asymmetric parasitic resistances and capacitances that play an important role in determining the circuit delays. Thus our models help to quantify the role of parasitics on VNW device and CMOS performance having device asymmetry. Further, these parasitic models have high potential for use in developing a compact model of a complete device for VNW circuit simulations.

[1]  Mansun Chan,et al.  Analysis of Geometry-Dependent Parasitics in Multifin Double-Gate FinFETs , 2007, IEEE Transactions on Electron Devices.

[2]  S. Thompson,et al.  Moore's law: the future of Si microelectronics , 2006 .

[3]  Markus Zahn,et al.  Electromagnetic Field Theory: A Problem Solving Approach , 2003 .

[4]  S. Narendra,et al.  Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors , 2003 .

[5]  J. Bude,et al.  MOSFET modeling into the ballistic regime , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[6]  Jason C. S. Woo,et al.  Advanced Model and Analysis of Series Resistance for CMOS Scaling Into Nanometer Regime—Part I: , 2002 .

[7]  K. Leong,et al.  Vertical-Si-Nanowire-Based Nonvolatile Memory Devices With Improved Performance and Reduced Process Complexity , 2011, IEEE Transactions on Electron Devices.

[8]  Fumio Horiguchi,et al.  Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .

[9]  H. Wong,et al.  Parasitic Capacitances: Analytical Models and Impact on Circuit-Level Performance , 2011, IEEE Transactions on Electron Devices.

[10]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[11]  Ru Huang,et al.  Corrections to “Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs” [Oct 11 3379-3387] , 2012 .

[12]  S. Datta,et al.  Exploration of vertical MOSFET and tunnel FET device architecture for Sub 10nm node applications , 2012, 70th Device Research Conference.

[13]  G. Baccarani,et al.  Spreading resistance in submicron MOSFET's , 1983, IEEE Electron Device Letters.

[14]  B. Yang,et al.  Vertical Silicon-Nanowire Formation and Gate-All-Around MOSFET , 2008, IEEE Electron Device Letters.

[15]  Wen-Chin Lee,et al.  Ultimate contact resistance scaling enabled by an accurate contact resistivity extraction methodology for sub-20 nm node , 2006, 2009 Symposium on VLSI Technology.

[16]  E. Lind,et al.  Vertical InAs nanowire wrap gate transistors with f(t) > 7 GHz and f(max) > 20 GHz. , 2010, Nano letters.

[17]  Fujio Masuoka,et al.  2.4F/sup 2/ memory cell technology with stacked-surrounding gate transistor (S-SGT) DRAM , 2001 .

[18]  Ching-Te Chuang,et al.  Selective Device Structure Scaling and Parasitics Engineering: A Way to Extend the Technology Roadmap , 2009, IEEE Transactions on Electron Devices.

[19]  N. Singh,et al.  Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS , 2011, IEEE Electron Device Letters.

[20]  J. Woo,et al.  Advanced model and analysis of series resistance for CMOS scaling into nanometer regime. I. Theoretical derivation , 2002 .

[21]  Ru Huang,et al.  Investigation of Parasitic Effects and Design Optimization in Silicon Nanowire MOSFETs for RF Applications , 2008, IEEE Transactions on Electron Devices.

[22]  Ru Huang,et al.  Predictive 3-D Modeling of Parasitic Gate Capacitance in Gate-all-Around Cylindrical Silicon Nanowire MOSFETs , 2011, IEEE Transactions on Electron Devices.

[23]  E.J. Nowak,et al.  The effective drive current in CMOS inverters , 2002, Digest. International Electron Devices Meeting,.

[24]  H.-S. Philip Wong.  Beyond the conventional transistor , 2002, IBM J. Res. Dev..

[25]  B. Anand,et al.  Device Circuit Co-Design Issues in Vertical Nanowire CMOS Platform , 2012, IEEE Electron Device Letters.

[26]  Kunihiro Suzuki.  Parasitic capacitance of submicrometer MOSFET's , 1999 .

[27]  J. Appenzeller,et al.  Effects of nanoscale contacts to silicon nanowires on contact resistance: Characterization and Modeling , 2010, 68th Device Research Conference.

[28]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.

[29]  Seongwook Choi,et al.  Characteristics of gate-all-around silicon nanowire field effect transistors with asymmetric channel width and source/drain doping concentration , 2012 .

[30]  G. Jin,et al.  Extracting Mobility Degradation and Total Series Resistance of Cylindrical Gate-All-Around Silicon Nanowire Field-Effect Transistors , 2009, IEEE Electron Device Letters.

[31]  M. J. Deen,et al.  Finding the asymmetric parasitic source and drain resistances from the a.c. conductances of a single MOS transistor , 1996 .