A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS

A 5.3-GHz low-voltage CMOS frequency divider whose modulus can be varied from 220 to 224 is presented. Programmability is achieved by switching between different output phases of a D-flip-flop (DFF). An improved glitch-free phase switching architecture through the use of retimed multiplexer control signals is introduced. A high-speed low-voltage DFF circuit is given. The programmable divider fabricated in 0.25-/spl mu/m technology occupies 0.09 mm/sup 2/; it consumes 17.4 mA at 1.8 V and 26.8 mA at 2.2 V. Operation of 5.5 GHz with 300-mV/sub pk/ single-ended input is achieved with a 2.2-V supply. The residual phase noise at the output is -131 dBc/Hz at an offset of 1 kHz from the carrier while operating from a 5.5 GHz input.

[1]  M. Fujii,et al.  An ultra-low-power-consumption high-speed GaAs 256/258 dual-modulus prescaler IC , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[2]  H.-I. Cong,et al.  Multigigahertz CMOS dual-modulus prescaler IC , 1988 .

[3]  Jan Craninckx,et al.  A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .

[4]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[5]  Furukawa,et al.  An 11.8-Ghz 31-mW CMOS Frequency Divider , 1997, Symposium 1997 on VLSI Circuits.

[6]  T. Kwasniewski,et al.  CMOS high-speed dual-modulus frequency divider for RF frequency synthesis , 1995 .

[7]  P. Kinget,et al.  A 5.3GHz programmable divider for HiPerLAN in 0.25µm CMOS , 1999, Proceedings of the 25th European Solid-State Circuits Conference.

[8]  Michael H. Perrott.  Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers , 1997 .

[9]  Ulrich L. Rohde.  Digital pll frequency synthesizers: theory and design , 1983 .

[10]  M. Steyaert,et al.  A single-ended 1.5 GHz 8/9 dual-modulus prescaler in 0.7µm CMOS with low phase noise and high input sensitivity , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[11]  Michiel Steyaert,et al.  A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μM CMOS , 1996, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[12]  Christer Svensson,et al.  Digital multiphase clock/pattern generator , 1999 .

[13]  D. M. Boulin,et al.  A 2-ghz CMOS Dual-modulus Prescalar Ic , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[14]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[15]  Peter R. Kinget,et al.  A 5.3GHz programmable divider for HiPerLAN in 0.25µm CMOS , 1999 .