Design Considerations of an SRAM Array for the Statistical Validation of Time-Dependent Variability Models

Modeling and characterization of time-dependent variability phenomena as well as the simulation of their impact on circuit operation have attracted considerable efforts. This paper digs into the validation of compact models and simulation tools in the real operation of circuits. One of the most popular blocks, the 6T SRAM, is proposed for this purpose and a test chip containing an SRAM array is designed. The array allows individual access to each SRAM cell, the application of accelerated aging tests as well as the characterization of common performance metrics.

[1]  John L. Henning.  SPEC CPU2006 benchmark descriptions , 2006, CARN.

[2]  Francisco V. Fernández,et al.  Including a stochastic model of aging in a reliability simulation flow , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[3]  Somayeh Sardashti,et al.  The gem5 simulator , 2011, CARN.

[4]  C. Fiegna,et al.  Impact of Hot Carriers on nMOSFET Variability in 45- and 65-nm CMOS Technologies , 2011, IEEE Transactions on Electron Devices.

[5]  M. Nafría,et al.  Probabilistic defect occupancy model for NBTI , 2011, 2011 International Reliability Physics Symposium.

[6]  Francisco V. Fernández,et al.  A transistor array chip for the statistical characterization of process variability, RTN and BTI/CHC aging , 2017, 2017 14th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[7]  Souvik Mahapatra.  Fundamentals of Bias Temperature Instability in MOS Transistors , 2016 .