An efficient algorithm to fixed-outline floorplanning based on instance augmentation

In this paper, we present an efficient and effective algorithm addressed to fixed-outline floorplanning. Unlike simulated annealing based algorithms, the proposed algorithm starts with sub-instances of the given instance. When feasible solution of a sub-instance is found, it augments this instance and tries to find a feasible solution of the augmented instance. This process continues until feasible solution of the given instance is found, or some stopping criteria met. Local search without hill-climbing is adopted to search for feasible solution of each instance. To optimize wirelength, once feasible solution of current instance is found, instead of augments it immediately, the proposed algorithm performs another local search for this instance. Experiments on MCNC and GSRC benchmarks show that in most cases the proposed algorithm can obtain feasible floorplans in quite short time, even with tight outlines or outlines with large aspect ratios imposed, and the results of wirelength optimization are also quite promising.

[1]  R. Otten Automatic Floorplan Design , 1982, DAC 1982.

[2]  Chang-Tzu Lin,et al.  Robust fixed-outline floorplanning through evolutionary search , 2004, ASP-DAC.

[3]  Yao-Wen Chang,et al.  B*-trees: a new representation for non-slicing floorplans , 2000, Proceedings 37th Design Automation Conference.

[4]  Yao-Wen Chang,et al.  TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.

[5]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[6]  Igor L. Markov,et al.  Are floorplan representations important in digital design? , 2005, ISPD '05.

[7]  Yoji Kajitani,et al.  Module placement on BSG-structure and IC layout applications , 1996, ICCAD 1996.

[8]  Martin D. F. Wong,et al.  FAST-SP: a fast algorithm for block placement based on sequence pair , 2001, ASP-DAC '01.

[9]  Takeshi Yoshimura,et al.  An enhanced perturbing algorithm for floorplan design using the O-tree representation , 2000, ISPD '00.

[10]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Hidetoshi Onodera,et al.  Branch-and-bound placement for building block layout , 1991, 28th ACM/IEEE Design Automation Conference.

[12]  Igor L. Markov,et al.  Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[13]  Andrew B. Kahng,et al.  Classical floorplanning harmful? , 2000, ISPD '00.

[14]  Martin D. F. Wong,et al.  Fast evaluation of sequence pair in block placement by longest common subsequence computation , 2000, DATE '00.