Estimating influence of data layout optimizations on SDRAM energy consumption
暂无分享,去创建一个
M. Kandemir | F. Catthoor | N. Vijaykrishnan | E. Brockmeyer | M. Kandemir | N. Vijaykrishnan | Hyun Suk Kim | F. Catthoor | E. Brockmeyer | M.J. Irwin | H.S. Kim | M. Irwin
[1] Mithuna Thottethodi,et al. Recursive Array Layouts and Fast Matrix Multiplication , 2002, IEEE Trans. Parallel Distributed Syst..
[2] Siddhartha Chatterjee,et al. Exact analysis of the cache behavior of nested loops , 2001, PLDI '01.
[3] Bruce Jacob,et al. Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance? , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.