Design of a high-speed, low-noise CMOS data output buffer

The present paper describes the design of a very high-speed data output buffer in use at Intel Corporation's commercially available product. It utilizes several noise-suppression techniques for maximum noise reduction and describes the advantages as well as disadvantages of several other techniques currently in use at industry. It proposes architecture for pre-driver circuit, which mainly gave the buffer it's high-speed without raising the di/dt noise. Simulation results show that the speed of the buffer would be in between 2 and 7 ns while maintaining the derivative of output current within a range of ± 50 and ± 400mA/ns with I/O supply voltages varying between 1.35 and 2.24V.

[1]  Miriam Leeser,et al.  Verification of a subtractive radix-2 square root algorithm and implementation , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[2]  D. T. Wong,et al.  An 11-ns 8K*18 CMOS static RAM with 0.5- mu m devices , 1988 .

[3]  庄司 正一,et al.  CMOS digital circuit technology , 1988 .

[4]  Shyh-Jye Jou,et al.  Adaptive AC/DC output buffer with reduced ground bounce and output ringing , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[5]  Koichiro Ishibashi,et al.  A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier , 1992 .

[6]  Masashi Horiguchi,et al.  Low-noise, high-speed data transmission using a ringing-canceling output buffer , 1995 .

[7]  Vijay K. Jain,et al.  Hardware implementation of a nonlinear processor , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  Goro Kitsukawa,et al.  A 23-ns 1-Mb BiCMOS DRAM , 1990 .

[9]  Guido Torelli,et al.  High-speed, low-switching noise CMOS memory data output buffer , 1994, IEEE J. Solid State Circuits.