Delay model for VLSI RLCG global interconnects line

Due to high packaging density of components, delay modelling is increasingly becoming the bottleneck for the design of high performance VLSI circuits. At higher frequency of operations, of the order of few GHz, the on-chip interconnect is to be analyzed with a distributed RLCG model. Because at very high frequency, the dielectric material deviates from its ideal nature. This gives rise to the shunt conductance matrices. The Elmore delay can deviate for typical RLCG interconnections with ramp input from SPICE computed delay. Since it is independent of rise time of the input ramp signal. In the performance driven synthesis and design of VLSI routing topologies Elmore delay is widely used as an analytical model of interconnect delay. We develop a new analytical delay model based on the first and second moments of the interconnect transfer function when the input is a ramp signal with finite rise time. The simulation results justify the efficacy of the proposed delay estimation model.

[1]  G. Matthaei.  Modern transmission line theory and applications , 1981, Proceedings of the IEEE.

[2]  Shien-Yang Wu,et al.  Analysis of interconnect delay for 0.18 /spl mu/m technology and beyond , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[3]  Rajib Kar,et al.  A NOVEL CIRCUIT REDUCTION TECHNIQUE TO DETERMINE THE RESPONSE OF THE ON-CHIP VLSI RC INTERCONNECT FOR RAMP INPUT EXCITATION , 2011 .

[4]  Rajib Kar,et al.  Explicit Delay and Power Estimation Method for CMOS Inverter Driving on-Chip RLC Interconnect Load , 2011 .

[5]  Ching-Chao Huang,et al.  Signal degradation through module pins in VLSI packaging , 1987 .

[6]  Rajib Kar,et al.  Modeling of on-chip global RLCG interconnect delay for step input , 2010, 2010 International Conference on Computer and Communication Technology (ICCCT).

[7]  Rong Luo,et al.  A novel γd/nRLCG transmission line model considering complex RC(L) loads , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Rajib Kar,et al.  An Explicit Delay Model for On-Chip VLSI RLC Interconnect , 2011, 2011 International Conference on Devices and Communications (ICDeCom).

[9]  G. Le Carval,et al.  Extraction of (R,L,C,G) interconnect parameters in 2D transmission lines using fast and efficient numerical tools , 2000, 2000 International Conference on Simulation Semiconductor Processes and Devices (Cat. No.00TH8502).

[10]  Lawrence T. Pileggi,et al.  The Elmore Delay as a Bound for RC Trees with Generalized Input Signals , 1995, 32nd Design Automation Conference.

[11]  Rajib Kar,et al.  Accurate Crosstalk Analysis for RLC On-Chip , 2011 .

[12]  Rajib Kar,et al.  Unified delay analysis for on-chip RLCG interconnects for ramp input using fourth order transfer function , 2010, 2010 International Conference on Signal and Image Processing.

[13]  Rajib Kar,et al.  An explicit model for delay and rise time for distributed RC on-chip VLSI interconnect , 2010, 2010 International Conference on Signal and Image Processing.

[14]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[15]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Jirí Vlach,et al.  Group delay as an estimate of delay in logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Rajib Kar,et al.  Closed form Delay Model for on-Chip VLSIRLCG Interconnects for Ramp Input for Different Damping Conditions , 2011 .

[18]  Rajib Kar,et al.  CLOSED FORM SOLUTION FOR DELAY AND POWER FOR A CMOS INVERTER DRIVING RLC INTERCONNECT UNDER STEP INPUT , 2011 .