Turbo-ROB: A Low Cost Checkpoint/Restore Accelerator
暂无分享,去创建一个
[1] Yale N. Patt,et al. Checkpoint repair for out-of-order execution machines , 1987, ISCA '87.
[2] Angela Arapoyanni,et al. On the latency, energy and area of checkpointed, superscalar register alias tables , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[3] Dirk Grunwald,et al. Confidence estimation for speculation control , 1998, ISCA.
[4] Haitham Akkary,et al. Checkpoint processing and recovery: towards scalable large instruction window processors , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[5] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[6] S SohiGurindar. Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers , 1990 .
[7] Kenneth C. Yeager. The Mips R10000 superscalar microprocessor , 1996, IEEE Micro.
[8] Eric Rotenberg,et al. Assigning confidence to conditional branch predictions , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[9] Daniel A. Jiménez. Composite Confidence Estimators for Enhanced Speculation Control , 2009, 2009 21st International Symposium on Computer Architecture and High Performance Computing.
[10] Josep Llosa,et al. Kilo-instruction Processors , 2003, ISHPC.
[11] Andreas Moshovos. Checkpointing alternatives for high performance, power-aware processors , 2003, ISLPED '03.
[12] Dirk Grunwald,et al. Pipeline gating: speculation control for energy reduction , 1998, ISCA.
[13] Haitham Akkary,et al. An analysis of a resource efficient checkpoint architecture , 2004, TACO.
[14] José González,et al. Dual path instruction processing , 2002, ICS '02.
[15] Peng Zhou,et al. Fast branch misprediction recovery in out-of-order superscalar processors , 2005, ICS '05.
[16] Andrew R. Pleszkun,et al. Implementing Precise Interrupts in Pipelined Processors , 1988, IEEE Trans. Computers.