Embedded Systems Design Using Event-B Theories

FPGA-Based Embedded systems have a strong impact in everyday life, these systems must be reliable, and their specifications and design should be clear, understandable and must follow specific rules. Therefore, because of these requirements, the method of formal development Event-B based on theories delivered by the Rodin tool-set gives not only a good emphasizing of both static and dynamic aspects for this kind of systems but also a powerful insurance and the guarantee of their accuracy with respect to issues of safety and security by the creation of theories that cover all properties of a system. In this paper we illustrate this concept by modelling NoCs, colored graphs and VHDL language. Thus all these last theories are deployed, discharged and used in Event-B models to represent and enhance the performance of this self-organization reliability solution for the wireless sensors network of NoC-based system.

[1]  Michael Butler,et al.  The Rodin formal modelling tool , 2007 .

[2]  Dominique Méry,et al.  Stepwise Development Of Distributed Vertex Coloring Algorithms (Full Report) , 2011 .

[3]  Dominique Méry,et al.  Revisiting Snapshot Algorithms by Refinement-Based Techniques , 2012, 2012 13th International Conference on Parallel and Distributed Computing, Applications and Technologies.

[4]  Jaakko Järvi,et al.  What is Generic Programming ? , 2005 .

[5]  A. Dandache,et al.  Self-organized reliability suitable for Wireless Networked MPSoC , 2013, 2013 25th International Conference on Microelectronics (ICM).

[6]  Cyrille Jégourel,et al.  Statistical model checking QoS properties of systems with SBIP , 2012, International Journal on Software Tools for Technology Transfer.

[7]  Sabato Manfredi,et al.  Reliable and energy-efficient cooperative routing algorithm for wireless monitoring systems , 2012, IET Wirel. Sens. Syst..

[8]  Jeremy Gibbons,et al.  Parametric datatype-genericity , 2009, WGP '09.

[9]  Jean-Luc Dekeyser,et al.  Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Benefits and challenges for platform-based design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  Andrey Mokhov,et al.  Algebra of switching networks , 2015, IET Comput. Digit. Tech..

[12]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[13]  Kaisa Sere,et al.  Self-Recovering Sensor-Actor Networks , 2010, FOCLASA.

[14]  Jaco van de Pol,et al.  From POOSL to UPPAAL: Transformation and Quantitative Analysis , 2010, 2010 10th International Conference on Application of Concurrency to System Design.

[15]  Dominique Cansell,et al.  Click'n Prove: Interactive Proofs within Set Theory , 2003, TPHOLs.

[16]  Andrew Piziali,et al.  Functional verification coverage measurement and analysis , 2004 .

[17]  Belarbi Mostefa Belarbi Mostefa,et al.  Based B Extraction of QNoC architecture properties , 2012 .

[18]  Y. Yamabayashi,et al.  Self-healing algorithm for logical mesh connection on ring networks , 1994 .

[19]  Cyrille Jégourel,et al.  Statistical Model Checking QoS Properties of Systems with SBIP , 2012, ISoLA.

[20]  P. Jeyanthi,et al.  On super vertex-magic labeling , 2005 .

[21]  Atsushi Kasuya,et al.  Verification Methodologies in a TLM-to-RTL Design Flow , 2007, 2007 44th ACM/IEEE Design Automation Conference.