Multiplexing AER asynchronous channels over LVDS links with flow-control and clock-correction for scalable neuromorphic systems
暂无分享,去创建一个
Bernabé Linares-Barranco | Luis A. Plana | Teresa Serrano-Gotarredona | Alejandro Linares-Barranco | Taras Iakymchuk | Stephen B. Furber | Alfredo Rosado Muñoz | Amirreza Yousefzadeh | Miroslaw Jablonski
[1] Bernabé Linares-Barranco,et al. An AER handshake-less modular infrastructure PCB with x8 2.5Gbps LVDS serial links , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[2] Bernabé Linares-Barranco,et al. Fast Predictive Handshaking in Synchronous FPGAs for Fully Asynchronous Multisymbol Chip Links: Application to SpiNNaker 2-of-7 Links , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Luis A. Plana,et al. A GALS Infrastructure for a Massively Parallel Multiprocessor , 2007, IEEE Design & Test of Computers.
[4] Giacomo Indiveri,et al. A serial communication infrastructure for multi-chip address event systems , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[5] Tobi Delbrück,et al. CAVIAR: A 45k Neuron, 5M Synapse, 12G Connects/s AER Hardware Sensory–Processing– Learning–Actuating System for High-Speed Visual Object Recognition and Tracking , 2009, IEEE Transactions on Neural Networks.
[6] Peter A. Franaszek,et al. BYTE ORIENTED DC BALANCED ( 0 , 4 ) 83 / 10 B PARTITIONED BLOCK TRANSMISSION CODE , 2013 .
[7] Philipp Häfliger,et al. High-Speed Serial AER on FPGA , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[8] Bernabé Linares-Barranco,et al. Multicasting Mesh AER: A Scalable Assembly Approach for Reconfigurable Neuromorphic Structured AER Systems. Application to ConvNets , 2013, IEEE Transactions on Biomedical Circuits and Systems.
[9] Jim D. Garside,et al. Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.
[10] Bernabé Linares-Barranco,et al. A 128$\,\times$ 128 1.5% Contrast Sensitivity 0.9% FPN 3 µs Latency 4 mW Asynchronous Frame-Free Dynamic Vision Sensor Using Transimpedance Preamplifiers , 2013, IEEE Journal of Solid-State Circuits.